



Microchip

Microchip Data Book

1993 Edition

**SERVING A COMPLEX AND COMPETITIVE
WORLD WITH USER-PROGRAMMABLE
EMBEDDED CONTROL
SYSTEM SOLUTIONS**



"Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information, or infringement of patents arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights."

IBM, IBM PC and AT are trademarks of IBM Corp.
Tri-State is a registered trademark of National Semiconductor
SMC is a trademark of Standard Microsystems Corp.
Microsoft, MS-DOS are registered trademarks of Microsoft Corp.
Windows is a trademark of Microsoft Corp.
Access-bus is a trademark of Digital Equipment Corp.
I²C is a trademark of Philips
Microwire is a trademark of National Semiconductor
Mouse Systems is a registered trademark of MSC Technologies, Inc.
Data I/O is a registered trademark of Data I/O Corporation.
Unisite, Site 48, ChipSite, PinSite, SetSite, HiTerm and HandlerSite are trademarks of Data I/O Corporation.
PROCOMM is a registered trademark of Datastorm Technologies, Inc.
ALLPRO is a trademark of Logical Devices, Inc.
PICMASTER, PROMASTER, PICSTART, PICSEE, TrueGauge, Smart Serial and SQTP are trademarks of Microchip Technology Inc.
PIC is a registered trademark of Microchip Technology Inc. in the U.S.A.
The Microchip logo and name is a registered trademark of Microchip Technology Incorporated.
All rights reserved. Copyright © 1993, Microchip Technology Inc.



Table of Contents

	<u>Page</u>
SECTION 1 INTRODUCTION TO MICROCHIP TECHNOLOGY INC.	
Microchip Technology Inc. Company Profile	1- 1
SECTION 2 8-BIT MICROCONTROLLER PRODUCT SPECIFICATIONS	
PIC16C5X EPROM-Based 8-Bit CMOS Microcontroller Series	2- 1
PIC16CR54 ROM-Based 8-Bit CMOS Microcontroller	2- 61
PIC16C54A EPROM-Based 8-Bit CMOS Microcontroller	2- 105
PIC16CR57A ROM-Based 8-bit CMOS Microcontroller Product Brief	2- 145
PIC16C71 8-Bit CMOS EPROM Microcontroller with A/D Converter	2- 149
PIC16C84 8-Bit CMOS EEPROM Microcontroller	2- 217
PIC16C64 40-pin EPROM-Based 8-bit CMOS Microcontroller Product Brief	2- 281
PIC17C42 High Performance 8-Bit CMOS EPROM Microcontroller	2- 283
SECTION 3 8-BIT MICROCONTROLLER PROGRAMMING SPECIFICATIONS	
PIC16C5X PIC16C5X EPROM Programming Specification	3- 1
PIC16C71 PIC16C71 EPROM Programming Specification	3- 13
PIC16C84 PIC16C84 EEPROM Programming Specification	3- 25
PIC17C42 PIC17C42 EPROM Programming Specification	3- 37
SQTP Serialized Quick Turn Programming Specification	3- 49
SECTION 4 DEVELOPMENT SYSTEMS	
PICMASTER™-16X PICMASTER Universal In-Circuit Emulator System for PIC16C5X, PIC16C71 and PIC16C84	4- 1
PICMASTER-17 PICMASTER Universal In-Circuit Emulator System for PIC17C42	4- 5
PRO MASTER™ CMOS Microcontroller Programmer Unit	4- 9
PICSTART™-16B PIC16CXX Low-Cost Microcontroller Development System	4- 11
PICSEE™ TOOLS PICSEE Product Development Systems	4- 13
SECTION 5 ASSP PRODUCT SPECIFICATIONS	
MTA81010 8-Bit CMOS Microcontroller with Serial EEPROM	5- 1
MTA11200 TrueGauge™ Product Brief	5- 53
MTA41300 Mouse and Trackball Controller IC	5- 57
SECTION 6 SERIAL EEPROM PRODUCT SPECIFICATIONS	
24C01A 1K (128 x 8) CMOS Serial EEPROM	6- 1
24C02A 2K (256 X 8) CMOS Serial EEPROM	6- 9
24C04A 4K (512 x 8) CMOS Serial EEPROM	6- 17
24LC01B/02B 1K and 2K (128 x 8) CMOS Serial EEPROM	6- 25
24LC04B/08B 4K and 8K (512 x 8) CMOS Serial EEPROM	6- 33
24LC16B 16K (8 x 256 x 8) CMOS Serial EEPROM	6- 41
59C11 1K (128 x 8 or 64 x 16) CMOS Serial EEPROM	6- 49
85C72 1K (128 x 8) CMOS Serial EEPROM	6- 57
85C82 2K (256 x 8) CMOS Serial EEPROM	6- 65
85C92 4K (512 x 8) CMOS Serial EEPROM	6- 73
93C06 256 Bits (16 x 16) CMOS Serial EEPROM	6- 81
93C46 1K (64 x 16) CMOS Serial EEPROM	6- 89
93C56 2K (256 x 8 or 128 x 16) CMOS Serial EEPROM	6- 97
93C66 4K (512 x 8 or 256 x 16) CMOS Serial EEPROM	6- 105
93LC46/56/66 CMOS Serial EEPROM	6- 113
93LC46B/56B/66B CMOS EEPROM	6- 121







Table of Contents

Page

SECTION 6 SERIAL EEPROM PRODUCT SPECIFICATIONS (Cont.)

93LCS56	2K CMOS Serial EEPROM	6- 129
93LCS66	4K CMOS Serial EEPROM	6- 141
93AA46/56/66	1.8V CMOS Serial EEPROM	6- 153
24AA01/02	1.8V 1K and 2K CMOS Serial EEPROM	6- 161
24AA04/08	1.8V 4K and 8K CMOS Serial EEPROM	6- 169
24AA16	1.8V 16K CMOS Serial EEPROM	6- 177
24C65	64K CMOS Serial EEPROM	6- 185

SECTION 7 PARALLEL EEPROM PRODUCT SPECIFICATIONS

28C04A	4K (512 x 8) CMOS Parallel EEPROM	7- 1
28C16A	16K (2K x 8) CMOS Parallel EEPROM	7- 9
28C17A	16K (2K x 8) CMOS Parallel EEPROM	7- 17
28C64A	64K (8K x 8) CMOS Parallel EEPROM	7- 25

SECTION 8 EPROM PRODUCT SPECIFICATIONS

27C64	64K (8K x 8) CMOS EPROM	8- 1
27C128	128K (16K x 8) CMOS EPROM	8- 9
27C256	256K (32K x 8) CMOS EPROM	8- 17
27C512	512K (64K x 8) CMOS EPROM	8- 25
27C512A	512K (64K X 8) CMOS EPROM	8- 33
27HC1616	256K (16K x 16) High Speed CMOS EPROM	8- 41
27HC256	256K (32K x 8) High Speed CMOS EPROM	8- 49
27LV64	64K (8K X 8) Low Voltage CMOS EPROM	8- 57
27LV256	256K (32K x 8) Low Voltage CMOS EPROM	8- 65
27LV512	512K (64K x 8) Low Voltage CMOS EPROM	8- 73
27CXXX	27CXXX EPROM Family Programming Algorithm	8- 81
EPROM	EPROM Programming Guide	8- 85

SECTION 9 LOGIC PRODUCTS

AY0438	32-Segment CMOS LCD Driver	9- 1
DSP	Product Portfolio	9- 5
DSP320C10	CMOS Digital Signal Processor	9- 9

SECTION 10 QUALITY AND RELIABILITY

Product Quality	10- 1
Product Reliability	10- 9

SECTION 11 PACKAGING

Packaging Outlines and Dimensions	11- 1
---	-------

APPENDIX OFFICE LOCATIONS

Factory Representatives	A-1- 1
Distributors	A-2- 1
Factory Sales	A-3- 1





Microchip



SECTION 1 INTRODUCTION TO MICROCHIP TECHNOLOGY INC.

Microchip Technology Inc. Company Profile	1- 1
---	------

SERVING A COMPLEX AND COMPETITIVE WORLD WITH FIELD-PROGRAMMABLE EMBEDDED CONTROL SOLUTIONS

Motivated by customer requirements....

"Microchip Technology draws its impetus from the technology expectations of a large base of longstanding customers. Microchip is small enough to respond quickly with technology to serve our customers' needs. Moreover, as a fully integrated IC Manufacturer, Microchip deploys its panoply of resources to act timely and efficiently, and on a worldwide scale: Technology Development, Design, Wafer Fabrication, Assembly and Test, Quality, Reliability and Customer Support.


...and powered by continuous improvement...

"Worldwide competition leaves no room for divergence or mediocrity. Microchip Technology, committed to focus on and continuously improve all the aspects of its business, has a unique corporate culture. To improve performance, our employees are encouraged to analyze their methods continually. Personal empowerment expands the capability of personal responsibility to continually serve our customers better.

...riding and leading the wave of technological change.

"Our industry's life line is innovation. The fast pace of technological change is inherent in our industry. Microchip Technology has accelerated the rate of change of its technology and products to leadership in providing field-programmable space-sensitive embedded control solutions.

"Change is our ally. Driving and managing customer-focused change is our winning strategy."



Steve Sanghi
President & Chief Executive Officer



MICROCHIP TECHNOLOGY INCORPORATED

Company Profile

HIGHLIGHTS

- Focused on providing field-programmable embedded control solutions
- Offers RISC 8-bit user-programmable microcontrollers and supporting logic products
- Offers Serial and Parallel EEPROMs and EPROMs
- A unique corporate culture dedicated to continuous improvement
- Research and development of high performance field-programmable products
- A history of innovation
- An experienced executive team focussed on innovation
- Fully integrated manufacturing
- A global network of manufacturing and customer support facilities

BUSINESS SCOPE

Microchip Technology Inc. manufactures and markets a variety of VLSI CMOS semiconductor components to support the field-programmable embedded control market. In particular, the company specializes in highly integrated, field-programmable RISC microcontrollers and related non-volatile memory products to meet growing market requirements for high performance, yet economical embedded control capability in an increasing number of price-sensitive products. Microchip's products feature the industry's most economical OTP (one-time programmable) capability, along with the compact size, integrated functionality, ease of development and technical support so essential to timely and cost-effective product development by our customers.

MARKET FOCUS

Microchip targets selected markets where our advanced designs, progressive process technology and industry leading operating speeds enable us to deliver decidedly superior performance. The firm has positioned itself to maintain a dominant role as a supplier of high performance field-programmable microcontrollers and associated memory and logic products for embedded control applications.



Company headquarters in Chandler, Arizona: Executive Offices, R & D, Marketing, and Wafer Fabrication occupy this campus.

Microchip Technology Incorporated



GUIDING VALUES

Customers Are Our Focus

We establish successful customer partnerships by exceeding customer expectations for products, services and attitude. We earn our credibility through meeting commitments and producing quality products and services in a timely fashion. We believe each employee must effectively serve their internal customers in order for Microchip's external customers to be properly served.

Quality Comes First

We will perform correctly the first time, maintain customer satisfaction and measure our quality against requirements. We practice effective and standardized improvement methods, such as statistical process control to anticipate problems and implement root cause solutions. We believe that when quality comes first, reduced costs follow.

Continuous Improvement Is Essential

We utilize the concept of "Vital Few" to establish our priorities. We concentrate our resources on continuously improving the Vital Few while empowering each employee to make continuous improvements in their area of responsibility. We strive for constructive and honest self-criticism to identify improvement opportunities.

Employees Are Our Greatest Strength

We design jobs and provide opportunities in a fashion which clearly promotes pride in work, integrity, trust, teamwork, creativity, employee involvement and development, fairness, and productivity. We base recognition, advancement and compensation on an employee's achievement of excellence in team and individual performance. We provide for employee health and welfare by offering a competitive, comprehensive employee benefits program.

Products And Technology Are Our Foundation

We commit to ongoing investments and advancements in the design and development of our manufacturing process, device circuit and system technologies, which provide innovative, reliable and cost-effective products to support current and future market opportunities.

Total Cycle Times Are Competitive

We focus resources to optimize cycle times to our customers by empowering employees to achieve efficient cycle times in their area of responsibility. We believe that cycle time reduction is achieved by streamlining processes through the systematic removal of barriers to productivity.

Safety Is Never Compromised

We place our concern for safety of our employees and community at the forefront of our decisions, policies and actions. Each employee is responsible for safety.

Profits Provide For Everything We Do

We strive to maintain competitive profits as they allow continued investments and future growth, and indicate the overall success of Microchip.

Communication Is Vital

We encourage open, honest, constructive, and ongoing communication in all company and community relationships to resolve issues, exchange information and share knowledge.

Suppliers, Representatives, And Distributors Are Our Partners

We maintain mutually beneficial partnerships with suppliers, representatives, and distributors who are an integral link in the achievement of our mission and guiding values.

Professional Ethics Are Practiced

We manage our business and treat customers, employees, shareholders, investors, suppliers, distributors, representatives, community and government in a manner that exemplifies our honesty, ethics and integrity. We recognize our responsibility to the community and are proud to serve as an equal opportunity employer.

PRODUCT FOCUS

Microchip's product focus is field-programmable microcontrollers, nonvolatile memories and supporting logic devices. These product lines include PIC microcontrollers, EEPROMs, and EPROMs in a broad range of technologies, speeds and packages.

Microchip is quick to capitalize on advances in one product line by incorporating those breakthroughs into other product families. Microchip targets selected markets where our advanced designs, progressive process technology and industry leading operating speeds enable us to deliver decidedly superior performance. The firm has recently positioned itself to play a dominant role as a supplier of high performance field-programmable microcontrollers and associated memory and logic products for embedded control applications.

MICROCONTROLLERS

	ROM	EPROM	EEPROM	
PIC17CXX		17C4X		HIGH END
MID-RANGE PIC16CXX		16C6X 16C7X	16C8X	MID-RANGE
PIC16C5X	16CR5X 16CR5XA	16C5X 16C5XA		LOW END

*CMOS PIC
Microcontroller Families*

PIC microcontrollers from Microchip combine high performance, low cost, and small package size. They offer the best price/performance ratio in the industry. Large numbers of these devices are used in automotive and cost-sensitive consumer products, such as remote controls and appliances, computer peripherals, data entry, office automation, automotive control systems, security, and telecom applications.

The widely accepted NMOS PIC16XX (over 80 million units shipped) and CMOS PIC16CXX and PIC17CXX series are the industry's only 8-bit microcontrollers using a high speed RISC architecture. Microchip pioneered the use of RISC architecture to obtain high speed and instruction efficiency. The CMOS PIC16CXX is in high volume production, with more than 30 million units shipped, and has achieved over five thousand design wins worldwide.

The PIC17CXX family is the world's highest performance 8-bit microcontroller. It continues the PIC microcontrollers high performance RISC architecture with an 8-bit data word and 16-bit instruction word, allowing expanded internal/external memory. The PIC17C42 incorporates advanced motor control peripherals allowing control of two single-phase motors with a single PIC17C42. High performance inter-controller communications can be implemented with the PIC17C42's 4-megabits-per-second serial I/O.

Current CMOS PIC microcontroller product families include advanced features, such as sophisticated timers, embedded A/D, extended instruction/data memory, inter-processor communication, and ROM, EPROM and E²PROM memories.

Both PIC16CXX and PIC17CXX families are supported by a range of user-friendly development systems including programmers, emulators and demonstration boards.

DEVELOPMENT SYSTEMS

The PICMASTER™ is an advanced real-time emulator system using the user friendly Windows® software environment. The PICMASTER™ is a Microchip-designed universal emulator for both PIC16CXX and PIC17CXX families. The PRO MASTER is an advanced full feature programmer. PICSTART is a low-cost development tool which includes an assembler, simulator and programmer.

SOFTWARE SUPPORT

Both PICmicrocontroller families are supported by a selection of support software including assemblers, linker/loaders and libraries. The PIC16C5X family is also supported by a software simulator.

Microchip Technology Incorporated

A full-featured Compiler and Fuzzy Logic Compiler are under development to support both families.

Customers can obtain on-line updates on Microchip Development Systems and Support Software via the Electronic Bulletin Board System, "EBBS."

SERIAL EEPROMs

Microchip offers one of the broadest selections of CMOS Serial EEPROMs on the market for embedded control systems. Serial EEPROMs are available in variety of densities, operating voltages, bus interface protocols, operating temperature ranges and space saving packages. Device densities range from 1K bits up to 64K bits. In addition to 5V only operation, Microchip offers serials that read and write either at 2.5, 2 or 1.8 volts. I²C™, Microwire™ and 4 wire bus interface protocols are standard. Devices come in three standard operating temperature ranges; commercial, industrial and automotive. Small footprint packages include: 8 pin DIP, 8 pin SOIC in JEDEC and EIAJ body widths and 14 pin SOIC. Other key features of the Serial EEPROM product line include: ESD protection greater than 4K volts and endurance of 100K cycles worst case and 1M typical.

Microchip is a high volume supplier of Serial EEPROMs to all the major markets worldwide, i.e. consumer, automotive, industrial, computer and communications. To date, over 80 million units have been produced. Microchip is continuing its efforts to develop unique serial EEPROMs.

PARALLEL EEPROMs

The CMOS Parallel EEPROM devices from Microchip are available in 4K, 16K, and 64K densities. The manufacturing process used for these EEPROMs ensures 10,000 to 100,000 write and erase cycles typically. Data retention is over 10 years. Fast write times are less than 200 μ sec. These EEPROMs work reliably under demanding conditions and operate efficiently at temperatures from -40 °C to +125 °C. Microchip's expertise in surface mount packaging supports our customers' needs in space-sensitive applications.

Typical applications include computer peripherals, engine control, pattern recognition and telecommunications.

EPROMs

Microchip's CMOS EPROM devices are produced in densities from 64K to 512K. High Speed EPROMs have access times as low as 55 nanoseconds. Typical applications include computer peripheral, military, instrumentation, and automotive devices. Microchip's expertise in Surface Mount Packaging led to the development of the Surface Mount OTP EPROM market where Microchip is the #1 supplier today. Microchip is also a leading supplier of low voltage EPROMs for battery powered applications.

ASSP

Microchip's new Application Specific Standard Product (ASSP) Division has the mission of providing value added embedded control solutions through PIC microcontroller architecture products combined with innovative software, silicon and assembly technology. These products will incorporate technology that will offer a complete solution that is both unique to the customer and standard in manufacture to Microchip. The central theme of this family is to offer a complete solution which reduces or removes the barriers for customers to use Microchip solutions in their products through the use of software embedded in secure OTP or ROM based microcontrollers, packaged to provide the highest integration to the customer at the best overall system cost.

The MTA11XXX family is the most accurate and highest integrated battery fuel gauge product available today. The family incorporates Microchip/SPAN patented *TrueGauge*[™] technology which digitally integrates battery charge and discharge current to provide an accurate (<3% typical) state of charge indication. The family operates with NiCd and NiMH battery packs from 6Vdc to 30Vdc. These products are ideal for portable PC, cellular phone and portable consumer product applications.

The MTA810XX product line is the first in a series of Multi-Chip Module (MCM) products that integrate PIC Microcontrollers with E²PROM technology. These PICSEE[™] devices are ideally suited for security, keyless entry, data logging and telecom applications. The combined product assembly techniques provide the user the highest performance solution in a compact and cost effective package.

Future ASSP products will include advanced features such as mixed analog and digital capability as well as an ever broadening family of turnkey software solutions to embedded control market.

OTHER MICROCHIP PRODUCTS

Other Microchip products, such as DSP products and Liquid Crystal Display Drivers, are mature products with proven track record and a large, repeat customer base. Microchip provides a wide package selection of single-chip DSPs that can be programmed for a wide variety of applications. Several variants of the industry standard 32010 and 320C10 are offered at speeds up to 25 MHz. The 320 DSP family is often found in commercial and military applications where medium and high performance parts are required.

RESEARCH AND DEVELOPMENT OF PERFORMANCE PRODUCTS

Microchip's research and development activities, include exploring new process technologies and products that have industry leadership potential. Particular emphasis is placed on products that can be put to work in high performance embedded control markets.

Equipment is continually updated to bring the most sophisticated process, CAD and testing on line. Cycle times for new technology development are continuously reduced to bring innovative new products to our customers.

FUTURE PRODUCTS AND TECHNOLOGY

New process technology is constantly being developed for EEPROM, High Speed EPROM, and microcontroller products. Advanced process technology modules are being developed that will be integrated into our present product lines to achieve a range of compatible processes. Current production technology utilizes dimensions down to 0.9 microns.


More advanced technologies are under development, as well as advanced CMOS RISC-based microcontroller and CMOS EEPROM products. Objective specifications for new products are developed by close cooperation with our many customer-partners worldwide.

FULLY INTEGRATED MANUFACTURING

Microchip delivers fast turnaround through total control over all phases of production. Design, product development, mask making, wafer fabrication, assembly and quality assurance testing are conducted at facilities owned and operated by Microchip. Our integrated approach to manufacturing along with rigorous use of advanced statistical process control, continuous improvement

Microchip Technology Incorporated

CHANDLER, AZ FACILITY




Wafer Fabrication Diffusion Area




Wafer Fabrication Sub-micron Alignment Area

KAOHSIUNG, TAIWAN FACILITY



This facility, established in 1966, was the first semiconductor manufacturing facility in the Kaohsiung export processing zone in south Taiwan.



Microchip's Kaohsiung plant has progressively developed into an assembly and test facility of the highest standards.

and implementation of root cause solutions to problems, has brought forth tight product consistency levels and high yields which enable Microchip to compete successfully in world markets. Microchip's unique approach to SPC provides customers with excellent costs, quality, reliability and on-time delivery.

A GLOBAL NETWORK OF PLANTS AND FACILITIES

Microchip is a global competitor providing local service to the world's technology centers. The Company's focal point is the design and technology advancement and full fabrication facility in Chandler, Arizona.

Microchip's assembly and test facility in Kaohsiung, Taiwan houses the technology and modern assembly methods necessary for plastic and ceramic packaging. This facility is ISO9002 certified.

Sales and application offices are located in key cities throughout the Americas, Pacific Rim and Europe. Offices are staffed to meet the high quality expectations of our customers, and can be accessed for technical support, purchasing information and failure analysis.

QUALITY

Product reliability is designed into Microchip products at the outset. Design margins are established to guarantee that every product can be easily produced, error-free and operates well beyond the tolerances of the manufacturing process.

All our quality assurance tests are run to tighter than customer specifications. Products are tested at least two machine tolerances higher than those specified by the customer.

Every new product is measured under accelerated stress testing. Qualification samples encompass the full range of processed tolerances at each step. Data sheets detailing these processes enable customers to reach accurate decisions based on known quantitative values.

To determine whether a process is within normal manufacturing variation, statistical techniques are put to work at each process step. In-process controls are performed by operators in the wafer fabrication division and immediate corrective action is taken if they deem a process is out of our very tight SPC control limits. Products are also sampled weekly through a variety of carefully monitored stress and accelerated life tests.

Microchip's positive documentation control program assures the correct document is always available at the point of use.

CONTINUOUS IMPROVEMENT

Individuals in all departments analyze the methods employed in their positions and formulate plans to improve performance. This continuous improvement process is never completed. Screening efforts alone are never considered enough. In all areas of our business, everyone is expected to make continuous improvements to support their part of Microchip's unique culture.

FORMING A QUALITY ALLIANCE WITH CUSTOMERS

Microchip works in tandem with customers to establish mutual programs to improve the performance of our products in their systems. Microchip's quality and reliability support is extended through final shipment of our customer's products. Microchip's quality programs ensure that our products can be used with such confidence that a customer can implement improvement programs centered on us as a supplier.

SECTION 2

8-BIT MICROCONTROLLER PRODUCT SPECIFICATIONS

PIC16C5X	EPROM-Based 8-Bit CMOS Microcontroller Series	2- 1
PIC16CR54	ROM-Based 8-Bit CMOS Microcontroller	2- 61
PIC16C54A	EPROM-Based 8-Bit CMOS Microcontroller	2- 105
PIC16CR57A	ROM-Based 8-bit CMOS Microcontroller Product Brief	2- 145
PIC16C71	8-Bit CMOS EPROM Microcontroller with A/D Converter	2- 149
PIC16C84	8-Bit CMOS EEPROM Microcontroller	2- 217
PIC16C64	40-pin EPROM-Based 8-bit CMOS Microcontroller Product Brief	2- 281
PIC17C42	High Performance 8-Bit CMOS EPROM Microcontroller	2- 283

EPROM-Based 8-Bit CMOS Microcontroller Series

FEATURES

High Performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 512 - 2K x 12 on-chip EPROM program memory
- 25 - 72 x 8 general purpose registers (SRAM)
- 7 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features


- 12 - 20 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset

- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP

CMOS Technology

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 6.25V
 - Industrial: 2.5V to 6.25V
 - Automotive: 2.5V to 6.0V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 3 μ A typical standby current @ 3V, 0°C to 70°C

FIGURE A - PIN CONFIGURATIONS



PIC16C5X Series

Table of Contents

1.0	General Description	3
1.1	Applications	3
2.0	Architectural Description	3
2.1	Harvard Architecture	3
2.2	Clocking Scheme/Instruction Cycle	3
2.3	Data Register File	4
2.4	Arithmetic/Logic Unit (ALU)	4
2.5	Program Memory	4
3.0	PIC16C5X Series Overview	5
3.1	UV Erasable Devices	5
3.2	One-Time-Programmable (OTP) Devices	5
3.3	Quick-Turnaround-Production (QTP) Devices	5
4.0	Operational Register Files	6
4.1	10 Indirect Data Addressing	6
4.2	11 Real Time Clock/Counter Register (RTCC)	6
4.2.1	Using RTCC with External Clock	6
4.3	12 Program Counter	8
4.4	Stack	9
4.5	13 Status Word Register	11
4.5.1	Carry/Borrow and Digit Carry/Borrow Bits	12
4.5.2	Time Out and Power Down Status Bits (TO, PD)	12
4.5.3	Program Page Preselect (PIC16C56, PIC16C57 Only)	12
4.6	14 File Select Register (FSR)	12
5.0	I/O Registers (Ports)	13
5.1	15 (Port A)	13
5.2	16 (Port B)	13
5.3	17 (Port C)	13
5.4	I/O Interfacing	13
5.5	I/O Programming Considerations	14
5.5.1	Bidirectional I/O Ports	14
5.5.2	Successive Operations on I/O Ports	14
6.0	General Purpose Registers	15
7.0	Special Purpose Registers	15
7.1	W Working Register	15
7.2	TRISA I/O Control Register for Port A (f5)	15
7.3	TRISB I/O Control Register for Port B (f6)	15
7.4	TRISC I/O Control Register for Port C (f7)	15
7.5	OPTION Prescaler/RTCC Option Register	15
8.0	Reset Condition	16
9.0	Prescaler	16
9.1	Switching Prescaler Assignment	16
10.0	Basic Instruction Set Summary	17
10.1	Instruction Description	19
11.0	Watchdog Timer (WDT)	23
11.1	WDT Period	23
11.2	WDT Programming Considerations	23
12.0	Oscillator Circuits	23
12.1	Oscillator Types	23
12.2	Crystal Oscillator	23
12.3	RC Oscillator	23
13.0	Oscillator Start-up Timer (OST)	25
13.1	Power On Reset (POR)	25
14.0	Power Down Mode (SLEEP)	27
14.1	Wake-Up	27
15.0	Configuration Fuses	27
15.1	Customer ID Code	27
15.2	Code Protection	28
15.2.1	Verifying a Code-Protected Part	28
16.0	Electrical Characteristics	29
16.1	Absolute Maximum Ratings	29
16.3	DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com)	30
16.4	DC Characteristics: PIC16C5X1-RC, XT, HS, LP (Ind)	31
16.5	DC Characteristics: PIC16C5XE-RC, XT, HS, LP (Auto)	32
16.6	DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) and PIC16C5X1-RC, XT, HS, LP (Ind)	33
16.7	DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto)	34
16.8	AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) and PIC16C5X1-RC, XT, HS, LP (Ind) and (Auto)	35
16.9	Electrical Structure of Pins	36
17.0	Timing Diagrams	36
18.0	DC & AC Characteristics Graphs/Tables	37
19.0	Packaging Diagrams and Dimensions	45
19.1	18-Lead Plastic Dual In-Line (.300 mil)	45
19.2	28-Lead Plastic Dual In-Line (.600 mil)	46
19.3	28-Lead Dual In-Line Plastic (300 mil)	47
19.4	18-Lead Plastic Surface Mount	48
19.5	28-Lead Plastic Surface Mount	49
19.6	20-Lead Plastic Surface Mount	50
19.7	28-Lead Plastic Surface Mount (.209 mil)	51
19.8	Package Marking Information	52
20.0	Development Support	54
20.1	Development Tools	54
20.2	PICMASTER: High Performance Universal In-Circuit Emulator	54

20.3	PRO MASTER™: Universal Programmer	54
20.4	PICSTART™ Programmer	55
20.5	Assembler	55
20.6	Software Simulator	55
20.7	Development Systems	55
21.0	EPROM Programming	56
21.1	Prototype Programmers	56
21.2	Production Quality Programmers	56
21.3	Gang Programmers	56
21.4	Factory Programming	56
	Connecting to Microchip BBS	57
	Index	59
	Sales and Support	60

Table of Figures

2.1.1	PIC16C5X Series Block Diagram	4
2.2.1	Clock/Instruction Cycle	5
4.1.1	RTCC Block Diagram (Simplified)	6
4.2.1	PIC16C5X Data Memory Map	7
4.2.2A	RTCC Timing: INT Clock/No Prescale	8
4.2.2B	RTCC Timing: INT Clock/Prescale 1:2	8
4.2.3	RTCC Timing with External Clock	9
4.3.1	Program Memory Organization	10
4.5.1	Status Word Register f3	11
5.4.1	Equivalent Circuit for a Single I/O Pin	13
5.5.2.1	I/O Port Read/Write Timing	14
7.5.1	OPTION Register	15
9.0.1	Block Diagram RTCC/WDT Prescaler	17
12.2.1	Crystal Operation (or Ceramic Resonator)	24
12.2.2	External Clock Input Operation	24
12.3.1	RC Oscillator (RC type only)	24
13.1.1	External Power on Reset Circuit	24
13.1.2	Brown Out Protection Circuit	25
13.1.3	Brown Out Protection Circuit	25
13.1.4	Simplified Power on Reset Block Diagram	26
13.1.5	Using External Reset Input	26
13.1.6	Using On-Chip POR (Fast VDD Rise Time)	26
13.1.7	Using On-Chip POR (Slow VDD Rise Time)	27
16.9.1	Electrical Structure of I/O Pins (RA, RB, RC)	36
16.9.2	Electrical Structure of MCLR and RTCC Pins	36
17.0.1	RTCC Timing	36
17.0.2	Oscillator Start-up Timing (PIC16CXRC)	36
17.0.3	Input/Output Timing for I/O Ports (PIC16CXRC)	36
18.0.1	Typical RC Oscillator Frequency vs. Temperature	37
18.0.2	Typical RC Oscillator Frequency vs VDD	37
18.0.3	Typical RC Oscillator Frequency vs VDD	37
18.0.4	Typical RC Oscillator Frequency vs VDD	38
18.0.5	Typical I _{DD} vs VDD (Watchdog Disabled 25°C)	38
18.0.6	Typical I _{DD} vs VDD (Watchdog Enabled 25°C)	38
18.0.7	Maximum I _{DD} vs VDD (Watchdog Disabled)	39
18.0.8	Maximum I _{DD} vs VDD (Watchdog Enabled)	39
18.0.9	V _{TH} (Input Threshold Voltage) of I/O Pins vs VDD	39
18.0.10	V _{IH} , V _{IL} for MCLR, RTCC and OSC1 (in RC Mode) vs VDD	40
18.0.11	V _{TH} (Input Threshold Voltage) of OSC1 Input (in XT, HS, and LP Modes) vs VDD	40
18.0.12	Typical I _{DD} vs Freq (Ext Clock, 25°C)	41
18.0.13	Maximum I _{DD} vs Freq (Ext Clock, -40° to +85°C)	41
18.0.14	Maximum I _{DD} vs Freq (Ext Clock, -55° to +125°C)	42
18.0.15	WDT Timer Time-out Period vs VDD	42
18.0.16	Transconductance (gm) of HS Oscillator vs VDD	42
18.0.17	Transconductance (gm) of LP Oscillator vs VDD	43
18.0.18	Transconductance (gm) of XT Oscillator vs VDD	43
18.0.19	I _{OH} vs V _{OH} , VDD = 3V	43
18.0.20	I _{OH} vs V _{OH} , VDD = 5V	43
18.0.21	I _{OL} vs V _{OL} , VDD = 3V	44
18.0.22	I _{OL} vs V _{OL} , VDD = 5V	44
20.2	PICMASTER System Configuration	54

Table of Tables

1.0.1	Overview of PIC16C5X Devices	3
2.1.1	Pin Functions	4
4.3.1	Program Counter Stack Width	8
4.5.2.1	Events Affecting PD/TO Status Bits	12
4.5.2.2	PD/TO Status After Reset	12
10.0.1	Instruction Set Summary	18
12.2.1	Capacitor Selection for Ceramic Resonators	24
12.2.2	Capacitor Selection for Crystal Oscillator	24
16.2	Pin Descriptions	29
18.0.1	RC Oscillator Frequencies	38
18.0.2	Input Capacitance for PIC16C54/56	44
18.0.3	Input Capacitance for PIC16C55/57	44
21.2.1	List of Third Party Programmers	56

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family low cost, high performance, 8-bit, fully static, EPROM based CMOS microcontrollers. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special microcontroller like features that reduce system cost and power requirements. The power on reset and oscillator start up timer eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliability.

The UV-erasable cerdip-packaged versions are ideal for code development while the cost-effective One Time

Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontroller while benefiting from the OTP flexibility.

The PIC16C5X products are supported by an assembler, a software simulator, an in-circuit emulator and a production quality programmer. All the tools are supported by IBM PC and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

TABLE 1.0.1 - OVERVIEW OF PIC16C5X DEVICES

Part #	EPROM	RAM*	I/O	Package Options
PIC16C54	512 x 12	32 x 8	12	18L windowed Cerdip, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C55	512 x 12	32 x 8	20	28L windowed Cerdip, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP
PIC16C56	1K x 12	32 x 8	12	18L windowed Cerdip, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C57	2K x 12	80 x 8	20	28L windowed Cerdip, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP
* Including special function registers.				

2.0 ARCHITECTURAL DESCRIPTION

2.1 Harvard Architecture

The PIC16C5X single-chip microcomputers are low-power, high-speed, full static CMOS devices containing EPROM, RAM, I/O, and a central processing unit on a single chip.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide while the program bus and program memory (EPROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution

cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16C5X series is given in Figure 2.1.1.

2.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.

PIC16C5X Series

FIGURE 2.1.1 - PIC16C5X SERIES BLOCK DIAGRAM




TABLE 2.1.1 - PIN FUNCTIONS

Name	Function
RA0 - RA3	I/O PORT A
RB0 - RB7	I/O PORT B
RC0 - RC7	I/O PORT C (C55/57 only)
RTCC	Real Time Clock/Counter
MCLR	Master Clear
OSC1	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
VDD	Power supply
VSS	Ground
N/C	No (internal) Connection

2.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of up to 80 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM are directly addressable while a "banking" scheme, with banks of 16 bytes each, is employed to address larger data memories (Figure 4.2.1). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.


2.4 Arithmetic/Logic Unit (ALU)

The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.5 Program Memory

Up to 512 words of 12-bit wide on-chip program memory (EPROM) can be directly addressed. Larger program memories can be addressed by selecting one of up to four available pages with 512 words each (Figure 4.3.1). Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 PIC16C5X SERIES OVERVIEW

A wide variety of EPROM and RAM sizes, number of I/O pins, oscillator types, frequency ranges, and packaging options is available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C5X Product Identification System" on the back page of this data sheet to specify the correct part number.

3.1 UV Erasable Devices

Four different device versions, as listed in Table 1.0.1, are available to accommodate the different EPROM, RAM, and I/O configurations. These devices are optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", "HS" or "LP". An erased device is configured as "RC" type by default. Depending on the selected oscillator type and frequency, the operating supply voltage must be within the same range as a OTP/QTP part would be specified for.

3.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption).

The program EPROM is erased, allowing the user to write the application code into it. In addition, the watch-dog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The sixteen special EPROM bits for ID code storage are also user programmable.

3.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

PIC16C5X Series

4.0 OPERATIONAL REGISTER FILES

4.1 f0 Indirect Data Addressing

This is not a physically implemented register. Addressing f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as an indirect address pointer. For example, in the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

If f0 itself is read through indirect addressing (i.e. FSR = 0h), then 00h is read. If f0 is written to via indirect addressing, the result will be a NOP.

4.2 f1 Real Time Clock/Counter Register (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 4.1.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See section 7.5 for details. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling

(RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.

RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to VDD or Vss, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF f1, CLRF f1). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF f1, W instruction is recommended. Timing diagrams in Figure 4.2.2 show RTCC read, write and increment timing.

4.2.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 4.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising

FIGURE 4.1.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)





FIGURE 4.2.1 - PIC16C5X DATA MEMORY MAP



PIC16C5X Series

or falling edges. Therefore, it is necessary for PsOUT to be high for at least $2t_{osc}$ and low for at least $2t_{osc}$ where t_{osc} = oscillator time period.

When no prescaler is used, PsOUT (Prescaler output, see Figure 4.1.1) is the same as RTCC clock input and therefore the requirements are:

$$TRTH = RTCC \text{ high time} \geq 2t_{osc} + 20 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 2t_{osc} + 20 \text{ ns}$$

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: PsOUT high time = PsOUT low time = $N \cdot TRT/2$ where $TRT = RTCC$ input period and $N =$ prescale value (2, 4, ..., 256). The requirement is, therefore $N \cdot TRT/2 \geq 2t_{osc} + 20 \text{ ns}$, or $TRT \geq \frac{4t_{osc} + 40 \text{ ns}}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$TRT = RTCC \text{ period} \geq (4t_{osc} + 40 \text{ ns})/N$$

$$TRTH = RTCC \text{ high time} \geq 10 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 10 \text{ ns}$$

Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is

a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 4.2.3, the reader can see that this delay is between $3t_{osc}$ and $7t_{osc}$. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within $\pm 4t_{osc}$ ($\pm 200 \text{ ns}$ @ 20 MHz).

4.3 f2 Program Counter

The program counter generates the addresses for up to 2048×12 on-chip EPROM cells containing the program instruction words (Figure 4.3.1).

Depending on the device type, the program counter and its associated two-level hardware stack is 9 - 11-bits wide.

TABLE 4.3.1 - PROGRAM COUNTER STACK WIDTH

Part #	PC width	Stack width
PIC16C54/PIC16C55	9 bit	9 bit
PIC16C56	10 bit	10 bit
PIC16C57	11 bit	11 bit

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

- a) "GOTO" instructions allow the direct loading of the lower 9 program counter bits (PC <8:0>). In case of PIC16C56/PIC16C57, the upper two bits of PC (PC <10:9>) are loaded with page select bits PA1,

FIGURE 4.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE





FIGURE 4.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2



- PA0 (bits 6,5 status register). Thus GOTO allows jump to any location on any page.
- "CALL" instructions load the lower 8-bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack. In case of PIC16C56, PIC16C57, the upper two bits of PC (PC<10:9>) are loaded with Page Select bits PA1, PA0 (bits 6,5 status register).
 - "RETLW" instructions load the program counter with the top of stack contents.
 - If PC is the destination in any instruction (e.g. MOVWF 2, ADDWF 2, or BSF 2,5) then the computed 8-bit result will be loaded into the low 8-bits of program counter. The ninth bit of PC will be cleared. In case of PIC16C56/PIC16C57, PC<10:9> will be loaded with Page Select bits PA1, PA0 (bits 6,5 in status register).

It should be noted that because bit 8 (ninth bit) of PC is cleared in CALL instruction or any instruction which writes to the PC (e.g. MOVWF 2), all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

MORE ON PROGRAM MEMORY PAGE SELECT (PIC16C56/PIC16C57 ONLY):

Incrementing the program counter when it is pointing to the last address of a selected memory page is also possible and will cause the program to continue in the next higher page. However, the page pre-select bits in f3 will not be changed, and the next "GOTO", "CALL", "ADDWF 2", "MOVWF 2" instruction will return to the previous page, unless the page pre-select bits have been updated under program control. For example, a "NOP" at location "1FF" (page 0) increments the PC to "200" (page 1). A "GOTO xxx" at "200" will return the program to address "xxx" on page "0" (assuming that the page preselect bits in file register f3 are "0").

Upon a RESET condition, page 0 is pre-selected while the program counter addresses the last location in the last page. Thus, a "GOTO" instruction at this location will automatically cause the program to continue in page 0.

4.4 Stack


The PIC16C5X series employs a two level hardware push/pop stack (Figure 4.3.1).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than 2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

For the PIC16C56 and PIC16C57, the page preselect bits of f3 will be loaded into the most significant bits of the program counter. The ninth bit is always cleared to "0" upon a CALL instruction. This means that subroutine entry addresses have to be located always within the lower half of a memory page (addresses 000-0FF, 200-2FF, 400-4FF, 600-6FF). However, as the stack has always the same width as the PC, subroutines can be called from anywhere in the program.


RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2. For the PIC16C56 and PIC16C57, the return will be always to the page from where the subroutine was called, regardless of the current setting of the page pre-select bits in file register f3. Note that the W register will be loaded with the literal value specified in the RETLW instruction. This is particularly useful for the implementation of "data" tables within the program memory.

FIGURE 4.2.3 - RTCC TIMING WITH EXTERNAL CLOCK



PIC16C5X Series

FIGURE 4.3.1 - PROGRAM MEMORY ORGANIZATION



4.5 f3 Status Word Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for larger program memories than 512 words (PIC16C56, PIC16C57).


The status register (f3) can be destination for any instruction like any other register. However, the status bits are set after the following write. Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be

different than intended. For example, CLRF f3 will clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Table 10.0.1).

FIGURE 4.5.1 - STATUS WORD REGISTER f3



PIC16C5X Series

4.5.1 CARRY/BORROW AND DIGIT CARRY/ BORROW BITS:

The Carry bit (C) is a carry out in addition operation (ADDWF) and a borrow out in subtract operation (SUBWF).

It is also affected by RRF and RLF instructions. The following examples explain carry/borrow bit operation:

```
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
;Carry=0: Result is negative
;
;SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
;Carry=1:Result is positive
;
```

The digit carry operates in the same way as the carry bit, i.e. it is a borrow in subtract operation.

4.5.2 TIME OUT AND POWER DOWN STATUS BITS (TO, PD)

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 4.5.2.1.

**TABLE 4.5.2.1 - EVENTS AFFECTING PD/
TO STATUS BITS**

Event	TO	PD	Remarks
Power-up	1	1	
WDT Timeout	0	X	No effect on PD
SLEEP instruction	1	0	
CLRWDWT instruction	1	1	

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 4.5.2.2 reflects the status of PD and TO after the corresponding event.

**TABLE 4.5.2.2 - PD/TO STATUS AFTER
RESET**

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
1	0	MCLR wake-up from SLEEP
1	1	Power-up
X	X	= Low pulse on MCLR input

Note: The PD and TO bit maintain their status (X) until an event of Table 4.5.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

4.5.3 PROGRAM PAGE PRESELECT (PIC16C56, PIC16C57 ONLY)

Bits 5-6 of the STATUS register are defined as PAGE address bits PA0<1:0>, and are used to preselect a program memory page. When executing a GOTO, CALL, or an instruction with PC (f2) as destination (e.g. MOVWF 2), PA<1:0> are loaded into bit A<10:9> of the program counter, selecting one of the available program memory pages. The direct address specified in the instruction is only valid within this particular memory page.

RETLW instructions do not change the page preselect bits.

Upon a RESET condition, PA<2:0> are cleared to "0"s.

4.6 f4 File Select Register (FSR)

PIC16C54/C55/C56

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.

PIC16C57 ONLY

Bit 5 and 6 of the FSR select the current data memory bank (Figure 4.2.1).

The lower 16 bytes of each bank are physically identical and are always selected when bit 4 of the FSR (in case of indirect addressing) is "0", or bit 4 of the direct file register address of the currently executing instruction is "0" (e.g. MOVWF 08).

Only if bit 4 in the above mentioned cases is "1", bits 5 and 6 of the FSR select one of the four available register banks with 16 bytes each.

Bit 7 is read-only and is always read as "one."

5.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB, TRISC) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

5.1 f5 (Port A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are unimplemented and read as "zeros."

5.2 f6 (Port B)

8-bit I/O register.

5.3 f7 (Port C)

PIC16C55/C57: 8-bit I/O register.


PIC16C54/C56: General purpose register.

5.4 I/O Interfacing

The equivalent circuit for an I/O port bit is shown in Figure 5.4.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be set to zero. For use as an input, the corresponding TRIS bit must be "one". Any I/O pin can be programmed individually as input or output.

2

FIGURE 5.4.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



PIC16C5X Series

5.5 I/O Programming Considerations

5.5.1 BIDIRECTIONAL I/O PORTS


Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 5.5.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 5.5.2.1 - I/O PORT READ/WRITE TIMING



6.0 GENERAL PURPOSE REGISTERS

PIC16C54/C55/C56:

f08h - f1Fh: are general purpose register files.

PIC16C57 only:

f08h - f0Fh: are general purpose register files which are always selected, independent of bank select.

f10h - f1Fh: general purpose register files in memory bank 0.

f20h - f2Fh: physically identical to f00 - f0F.

f30h - f3Fh: general purpose register files in memory bank 1.

f40h - f4Fh: physically identical to f00 - f0F.

f50h - f5Fh: general purpose register files in memory bank 2.

f60h - f6Fh: physically identical to f00 - f0.

f70h - f7Fh: general purpose register files in memory bank 3.

7.0 SPECIAL PURPOSE REGISTERS

7.1 W Working Register

Holds second operand in two operand instructions and/or supports the internal data transfer.

7.2 TRISA I/O Control Register For Port A (f5)

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

7.3 TRISB I/O Control Register For Port B (f6)

7.4 TRISC I/O Control Register For Port C (f7)


The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5, f6, or f7, respectively, out on the selected I/O pins.

These registers are "write-only" and are set to all "ones" upon a RESET condition.

7.5 OPTION Prescaler/RTCC Option Register

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide. By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."

FIGURE 7.5.1 - OPTION REGISTER



PIC16C5X Series

8.0 RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog timer timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as MCLR input is sensed to be high. This implies that in case of power on reset with MCLR tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since MCLR is high). In case of MCLR reset, the OST will start when MCLR goes high. The nominal OST time-out period is 18 ms. See section 13.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC16C5X is defined as :

- The oscillator is running, or will be started (power-up or wake-up from SLEEP).
- All I/O port pins (RA0 - RA3, RB0 - RB7, RC0 - RC7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones" (1FFh in PIC16C54/55, 3FFh in PIC16C56 and 7FFh in PIC16C57).
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a "low" level.

9.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 9.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer.

9.1 Switching Prescaler Assignment

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

```
1. MOVLW B'xx0x0xxx' ; Select internal clock and select new
2. OPTION              ; prescaler value. If new prescale value
                       ; is = '000' or '001', then select any other
                       ; prescale value temporarily.
3. CLRF 1              ; Clear RTCC and prescaler.
4. MOVLW B'xxxx1xxx'  ; Select WDT, do not change prescale
                       ; value.
5. OPTION              ;
6. CLRWDT;            ; Clears WDT and prescaler.
7. MOVLW B'xxxx1xxx'  ; Select new prescale value.
8. OPTION              ;
```


Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

```
1. CLRWDT;            ; Clear WDT and prescaler
2. MOVLWB'xxxx0xxx'  ; Select RTCC, new prescale value
                       ; and clock source
3. OPTION              ;
```

FIGURE 9.0.1 - BLOCK DIAGRAM RTCC/WDT PRESCALER



2

10.0 BASIC INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 10.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC16C5X file registers is to be utilized by the instruction. For the PIC16C57, bit 5 and 6 in the FSR determine the selected register bank.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this

case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 10.0.1

- Note 1: The 9th bit of the program counter will be forced to a "zero" by any instruction that writes to the PC (f2) except for GOTO (e.g. CALL, MOVWF 2 etc.). See section 4.3 on page 8 for details.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.
- Note 3: The instruction "TRIS f" , where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

PIC16C5X Series

TABLE 10.0.1 - INSTRUCTION SET SUMMARY

BYTE -ORIENTED FILE REGISTER OPERATIONS						(11-6)	(5)	(4 - 0)
						OPCODE	d	f(FILE #)
						d = 0 for destination W d = 1 for destination f		
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0001 11df ffff 1Cf	Add W and f	ADDWF f, d	W + f → d	C,DC,Z	1,2,4			
0001 01df ffff 14f	AND W and f	ANDWF f, d	W & f → d	Z	2,4			
0000 011f ffff 06f	Clear f	CLRF f	0 → f	Z	4			
0000 0100 0000 040	Clear W	CLRW -	0 → W	Z				
0010 01df ffff 24f	Complement f	COMF f, d	\bar{f} → d	Z	2,4			
0000 11df ffff 0Cf	Decrement f	DECf f, d	f - 1 → d	Z	2,4			
0010 11df ffff 2Cf	Decrement f, Skip if Zero	DECFSZ f, d	f - 1 → d, skip if zero	None	2,4			
0010 10df ffff 28f	Increment f	INCF f, d	f + 1 → d	Z	2,4			
0011 11df ffff 3Cf	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	2,4			
0001 00df ffff 10f	Inclusive OR W and f	IORWF f, d	W v f → d	Z	2,4			
0010 00df ffff 20f	Move f	MOVF f, d	f → d	Z	2,4			
0000 001f ffff 02f	Move W to f	MOVWF f	W → f	None	1,4			
0000 0000 0000 000	No Operation	NOP -	-	None				
0011 01df ffff 34f	Rotate left f	RLF f, d	f(n) → d(n+1), C → d(0), f(7) → C	C	2,4			
0011 00df ffff 30f	Rotate right f	RRF f, d	f(n) → d(n-1), C → d(7), f(0) → C	C	2,4			
0000 10df ffff 08f	Subtract W from f	SUBWF f, d	f - W → d [f + \bar{W} + 1 → d]	C,DC,Z	1,2,4			
0011 10df ffff 38f	Swap halves f	SWAPF f, d	f(0-3) ↔ f(4-7) → d	None	2,4			
0001 10df ffff 18f	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	2,4			
BIT- ORIENTED FILE REGISTER OPERATIONS						(11-8)	(7-5)	(4 - 0)
						OPCODE	b(BIT #)	f(FILE #)
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0100 bbbf ffff 4bf	Bit Clear f	BCF f, b	0 → f(b)	None	2,4			
0101 bbbf ffff 5bf	Bit Set f	BSF f, b	1 → f(b)	None	2,4			
0110 bbbf ffff 6bf	Bit Test f, Skip if Clear	BTFSC f, b	Test bit (b) in file (f): Skip if clear	None				
0111 bbbf ffff 7bf	Bit Test f, Skip if Set	BTFSS f, b	Test bit (b) in file (f): Skip if set	None				
LITERAL AND CONTROL OPERATIONS						(11-8)	(7 - 0)	
						OPCODE	k (LITERAL)	
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
1110 kkkk kkkk Ekk	AND Literal and W	ANDLW k	k & W → W	Z				
1001 kkkk kkkk 9kk	Call subroutine	CALL k	PC + 1 → Stack, k → PC	None	1			
0000 0000 0100 004	Clear Watchdog timer	CLRWDt -	0 → WDT (and prescaler, if assigned)	TO, PD				
101k kkkk kkkk Akk	Go To address (k is 9 bit)	GOTO k	k → PC (9 bits)	None				
1101 kkkk kkkk Dkk	Incl. OR Literal and W	IORLW k	k v W → W	Z				
1100 kkkk kkkk Ckk	Move Literal to W	MOVLW k	k → W	None				
0000 0000 0010 002	Load OPTION register	OPTION -	W → OPTION register	None				
1000 kkkk kkkk 8kk	Return, place Literal in W	RETLW k	k → W, Stack → PC	None				
0000 0000 0011 003	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD				
0000 0000 0fff 00f	Tristate port f	TRIS f	W → I/O control register f	None	3			
1111 kkkk kkkk Fkk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z				

Notes: See previous page

10.1 Instruction Description

ADDWF **ADD W to f**

Syntax: ADDWF f,d
 Encoding:

0001	11df	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W + f) → d
 Status bits: C, DC, Z
 Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW **AND Literal and W**

Syntax: ANDLW k
 Encoding:

1110	kkkk	kkkk
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .AND. k) → W
 Status bits: Z
 Description: The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.

ANDWF **AND W with f**

Syntax: ANDWF f,d
 Encoding:

0001	01df	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .AND. f) → d
 Status bits: Z
 Description: AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

BCF **Bit Clear f**

Syntax: BCF f,b
 Encoding:

0100	bbbff	ffff
------	-------	------

 Words: 1
 Cycles: 1
 Operation: 0 → f(b)
 Status bits: None
 Description: Bit "b" in register "f" is reset to 0.

BSF **Bit Set f**

Syntax: BSF f,b
 Encoding:

0101	bbbff	ffff
------	-------	------

 Words: 1
 Cycles: 1
 Operation: 1 → f(b)
 Status bits: None
 Description: Bit "b" in register "f" is set to 1.

BTFSC **Bit Test, skip if Clear**

Syntax: BTFSC f,b
 Encoding:

0110	bbbff	ffff
------	-------	------

 Words: 1
 Cycles: 1(2)
 Operation: skip if f(b) = 0
 Status bits: None
 Description: If bit "b" in register "f" is "0" then the next instruction is skipped.
 If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSS **Bit Test, skip if Set**

Syntax: BTFSS f,b
 Encoding:

0111	bbbff	ffff
------	-------	------

 Words: 1
 Cycles: 1 (2)
 Operation: skip if f(b) = 1
 Status bits: None
 Description: If bit "b" in register "f" is "1" then the next instruction is skipped.
 If bit "b" is "1", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

CALL **Subroutine Call**

Syntax: CALL k
 Encoding:

1001	kkkk	kkkk
------	------	------

 Words: 1
 Cycles: 2
 Operation: PC + 1 → TOS; k → PC<7:0>, '0' → PC<8>, PA2, PA1, PA0 → PC<11:9>;
 Status bits: None

PIC16C5X Series

Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eight bit value is loaded into PC bits <7:0>. PC bit 8 is cleared. PA <2:0> bits are loaded into PC <11:9>. CALL is a two cycle instruction.

CLRF Clear f and Clear d

Syntax: CLRF f,d
Encoding:

0000	011f	ffff
------	------	------

Words: 1
Cycles: 1
Operation: 00h → f, 00h → d
Status bits: None

Description: The contents of register "f" are set to 0. If "d" is 0 the contents of both data memory location "f" and W register are set to 0. If "d" is 1 the only contents of register "f" are set to 0.

CLRW Clear W Register

Syntax: CLRW
Encoding:

0000	0100	0000
------	------	------

Words: 1
Cycles: 1
Operation: 00h → W
Status bits: Z
Description: W register is cleared. Zero bit (Z) is set.

CLRWDT Clear Watchdog Timer

Syntax: CLRWDT
Encoding:

0000	0000	0100
------	------	------

Words: 1
Cycles: 1
Operation: 00h → WDT, 0 → WDT prescaler,
Status bits: 1 → TO, 1 → PD
Description: CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax: COMF f,d
Encoding:

0010	01df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: $\bar{f} \rightarrow d$
Status bits: Z
Description: The contents of register "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in register "f".

DECF Decrement f

Syntax: DECF f,d
Encoding:

0000	11df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: $(f-1) \rightarrow d$
Status bits: Z
Description: Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d
Encoding:

0010	11df	ffff
------	------	------

Words: 1
Cycles: 1 (2)
Operation: $(f-1) \rightarrow d$; skip if result = 0
Status bits: None

Description: The contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k
Encoding:

101k	kkkk	kkkk
------	------	------

Words: 1
Cycles: 2
Operation: k → PC<8:0>, PA2, PA1, PA0
→ PC<11:9>;

Status bits: None
Description: The low order nine bits come from the immediate value. The upper three bits are loaded from the PA <2:0> bits in the STATUS register.

INCF Increment f

Syntax: INCF f,d
Encoding:

0010	10df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: $(f+1) \rightarrow d$
Status bits: Z

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

INCFSZ Increment f, skip if 0

Syntax: INCFSZ f,d
Encoding:

0011	11df	ffff
------	------	------

Words: 1
Cycles: 1 (2)
Operation: (f + 1) → d, skip if result = 0
Status bits: None

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

IORLW Inclusive OR Literal with W

Syntax: IORLW k
Encoding:

1101	kkkk	kkkk
------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. k) → W
Status bits: Z

Description: The contents of the W register are OR'ed with the eight bit literal "k". The result is placed in the W register.

IORWF Inclusive OR W with f

Syntax: IORWF f,d
Encoding:

0001	00df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. f) → d
Status bits: Z

Description: Inclusive OR the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

MOVF Move f

Syntax: MOVF f,d
Encoding:

0010	00df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (f) → d
Status bits: Z

Description: The contents of register "f" are moved. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

MOVLW Move Literal to W

Syntax: MOVLW k
Encoding:

1100	kkkk	kkkk
------	------	------

Words: 1
Cycles: 1
Operation: k → W
Status bits: None

Description: The eight bit literal "k" is loaded into W register.

MOVWF Move W to f

Syntax: MOVWF f
Encoding:

0000	001f	ffff
------	------	------

Words: 1
Cycles: 1
Operation: W → f
Status bits: None

Description: Move data from W register to register "f".

NOP No Operation

Syntax: NOP
Encoding:

0000	0000	0000
------	------	------

Words: 1
Cycles: 1
Operation: No operation
Status bits: None
Description: No operation

OPTION Load Option Register

Syntax: OPTION
Encoding:

0000	0000	0010
------	------	------

Words: 1
Cycles: 1
Operation: W → OPTION;
Status bits: None
Description: The contents of the W register is loaded in the OPTION register.

PIC16C5X Series

RETLW Return Literal to W

Syntax: RETLW k

Encoding:

1000	kkkk	kkkk
------	------	------

Words: 1

Cycles: 2

Operation: k → W; TOS → PC;

Status bits: None

Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

RLF Rotate Left f through Carry

Syntax: RLF f,d

Encoding:

0011	01df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<n> → d<n+1>, f<7> → C, C → d<0>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in register "f".

RRF Rotate Right f through Carry

Syntax: RRF f,d

Encoding:

0011	00df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<n> → d<n-1>, f<0> → C, C → d<7>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

SLEEP

Syntax: SLEEP

Encoding:

0000	0000	0011
------	------	------

Words: 1

Cycles: 1

Operation: 0 → PD, 1 → TO;
00h → WDT, 0 → WDT prescaler;

Status bits: TO, PD

Description: The power down status bit (PD) is cleared. Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBWF Subtract W from f

Syntax: SUBWF f,d

Encoding:

0000	10df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: (f-W) → d

Status bits: C, DC, Z

```
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
;Carry=0; Result is negative
;
;SUBWF Example #2
;
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
;Carry=1;Result is positive
;
```

Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

SWAPF Swap f

Syntax: SWAPF f,d

Encoding:

0011	10df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<0:3> → d<4:7>, f<4:7> → d<0:3>;

Status bits: None

Description: The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".

TRIS Load TRIS Register

Syntax: TRIS f

Encoding:

0000	0000	0fff
------	------	------

Words: 1

Cycles: 1

Operation: W → TRIS register f;

Status bits: None

Description: TRIS register f (f = 5, 6 or 7) is loaded with the contents of the W register.

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:

1111	kkkk	kkkk
------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. k) → W

Status bits: Z

Description: The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:

0001	10df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. f) → d

Status bits: Z

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

11.0 WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special EPROM fuse which is not part of the normal program memory EPROM.

11.1 WDT Period

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler count, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please

refer to the graphs in section 18.0 and DC specs for more details.

11.2 WDT Programming Considerations

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

12.0 OSCILLATOR CIRCUITS

12.1 Oscillator Types

The PIC16C5X series is available with 4 different oscillator options. On windowed devices, a particular oscillator circuit can be selected by programming the configuration EPROM accordingly. On OTP and QTP devices, the oscillator configuration is programmed by the factory and the parts are tested only to the according specifications.

12.2 Crystal Oscillator

The PIC16C5X-XT, -HS, or LP needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 12.2.1). XT = Standard crystal oscillator, HS = High speed crystal oscillator. The series resistor RS may be required for the "HS" oscillator, especially at lower than 20 MHz oscillation frequency. It may also be required in XT mode with AT strip-cut type crystals to avoid overdriving.

12.3 RC Oscillator

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 12.3.1 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 5 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

PIC16C5X Series


See table in section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 12.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP TYPES ONLY)



Rs may be required in HS and XT modes for AT strip-cut crystals to avoid overdriving. See Tables 12.2.1 and 12.2.2 for recommended values of C1, C2 per oscillator type and frequency.

TABLE 12.2.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	8.0 MHz	20 - 200 pF

FIGURE 12.2.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP TYPES ONLY)




TABLE 12.2.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 12.3.1 - RC OSCILLATOR (RC TYPE ONLY)




FIGURE 13.1.1 - EXTERNAL POWER ON RESET CIRCUIT




FIGURE 13.1.2 - BROWN OUT PROTECTION CIRCUIT





FIGURE 13.1.3 - BROWN OUT PROTECTION CIRCUIT



13.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is particularly important for applications using the WDT to awake the PIC16C5X from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize.

13.1 Power On Reset (POR)

The PIC16C5X incorporates an on chip Power On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to VDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 13.1.4. The power on reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see Figure 13.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset-latch and thus end the on-chip reset signal.

Figures 13.1.5 and 13.1.6 are two power-up situations with relatively fast rise time on VDD. In Figure 13.1.5, VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset tOST ms after MCLR goes high. In Figure 13.1.6, the on chip power-on reset feature is being utilized (MCLR and VDD are tied together). The VDD is stable before the startup timer times out and there is no problem in getting a proper reset. Figure 13.1.7 depicts a potentially problematic situation where VDD rises too slowly. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is therefore not guaranteed to function correctly.

To summarize, the on chip power-on reset is guaranteed to work if the rate of rise of VDD is no slower than 0.05 V/ms. It is also necessary that the VDD starts from 0V. The on chip power on reset is also not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize. For such situations, we recommend that external RC circuits are used for longer power on reset.

PIC16C5X Series

FIGURE 13.1.4 - SIMPLIFIED POWER ON RESET BLOCK DIAGRAM




FIGURE 13.1.5 - USING EXTERNAL RESET INPUT




FIGURE 13.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)





FIGURE 13.1.7 - USING ON-CHIP POR (SLOW V_{DD} RISE TIME)



14.0 POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD}, or V_{SS}, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at V_{DD} or V_{SS} for lowest current consumption.

The MCLR pin must be at VIHMC.

14.1 Wake-Up

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the MCLR pin. In both cases the PIC16C5X will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on MCLR or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on, but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 4.5.1.2). The TO bit in the Status register can be used to determine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out.

NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the PIC16C5X will be in RESET only for the oscillator start-up timer period.

15.0 CONFIGURATION FUSES

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type, one is the watchdog timer enable fuse, and one is the code protection fuse.

OTP or QTP devices have the oscillator configuration programmed by the factory and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC", "HS" or "LP" following the part number to identify the oscillator type and operating range.

15.1 Customer ID Code

The PIC16C5X series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution.

15.2 Code Protection

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

When code protected, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 040h and above are protected against programming.

It is still possible to program locations 000h - 03Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

15.2.1 Verifying a Code-protected Part

When code protected verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected Part against this file.

16.0 ELECTRICAL CHARACTERISTICS

16.1 Absolute Maximum Ratings*

Ambient temperature under bias	-55°C to +125°C
Storage Temperature	- 65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	-0.6V to VDD +0.6 V
Voltage on VDD with respect to Vss	0 to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14 V
Total power Dissipation (Note 1)	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	50 mA
Max. Current into an input pin	±500 µA
Max. Output Current sunked by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (Port A, B, or C)	40 mA
Max. Output Current sunked by a single I/O port (Port A, B, or C)	50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times (I_{DD} - \sum I_{oh}) + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

2. Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

TABLE 16.2 - PIN DESCRIPTIONS

Name	Function	Description
RA0 - RA3 RB0 - RB7 RC0 - RC7 RTCC	I/O PORT A I/O PORT B I/O PORT C Real Time Clock/Counter	4 input/output lines. 8 input/output lines. 8 input/output lines, (PIC16C55/C57 only). Schmitt Trigger Input. Clock input to RTCC register. Must be tied to Vss or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption.
$\overline{\text{MCLR}}$	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition for the PIC16C5X microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XT", "HS" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.
VDD	Power supply	
Vss	Ground	
N/C	No (internal) Connection	

PIC16C5X Series

16.3 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
		Operating temperature $0 \leq T_A \leq +70^\circ\text{C}$, unless otherwise stated				
		Operating voltage $V_{DD} = 3.0\text{V}$ to 5.5V unless otherwise stated				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
PIC16C5X-XT	V _{DD}	3.0		6.25	V	F _{osc} = DC to 4 MHz
PIC16C5X-RC		3.0		6.25	V	F _{osc} = DC to 4 MHz
PIC16C5X-HS		4.5		5.5	V	F _{osc} = DC to 20 MHz
PIC16C5X-LP		2.5		6.25	V	F _{osc} = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	V _{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V _{POR}		V _{SS}		V	See section 13.1 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S _{VDD}	0.05*			V/ms	See section 13.1 for details on power on
Supply Current (Note 2)						
PIC16C5X-XT	I _{DD}		1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
PIC16C5X-RC (Note 5)			1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
PIC16C5X-HS			4.8	10	mA	F _{osc} = 10 MHz, V _{DD} = 5.5V
			9.0	20	mA	F _{osc} = 20 MHz, V _{DD} = 5.5V
PIC16C5X-LP			15	32	μA	F _{osc} = 32 KHz, V _{DD} =3.0V, WDT disabled
Power Down Current (Note 4)						
PIC16C5X	I _{PD}		4	12	μA	V _{DD} = 3.0V, WDT enabled
			0.6	9	μA	V _{DD} = 3.0V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all I_{DD} measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD}, RT = V_{DD}, MCLR = V_{DD}; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS}.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.

16.4 DC CHARACTERISTICS: PIC16C5XI-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
Operating temperature $-40 \leq T_A \leq +85^\circ\text{C}$, unless otherwise stated						
Operating voltage $V_{DD} = 3.5\text{V to }5.5\text{V}$ unless otherwise stated						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
PIC16C5X-XT	V_{DD}	3.0		6.25	V	$F_{osc} = \text{DC to }4\text{ MHz}$
PIC16C5X-RC		3.0		6.25	V	$F_{osc} = \text{DC to }4\text{ MHz}$
PIC16C5X-HS		4.5		5.5	V	$F_{osc} = \text{DC to }20\text{ MHz}$
PIC16C5X-LP		2.5		6.25	V	$F_{osc} = \text{DC to }40\text{ KHz}$
RAM Data Retention Voltage (Note 3)	V_{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V_{POR}		V_{SS}		V	See section 13.1 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S_{VDD}	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
PIC16C5X-XT	I_{DD}		1.8	3.3	mA	$F_{osc} = 4\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-RC (Note 5)			1.8	3.3	mA	$F_{osc} = 4\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-HS			4.8	10.0	mA	$F_{osc} = 10\text{ MHz}, V_{DD} = 5.5\text{V}$
			9.0	20.0	mA	$F_{osc} = 20\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-LP			19	40	μA	$F_{osc} = 32\text{ KHz}, V_{DD} = 3.0\text{V}, \text{WDT disabled}$
Power Down Current (Note 4)						
PIC16C5X	I_{PD}		5	14	μA	$V_{DD} = 3.0\text{V}, \text{WDT enabled}$
			0.8	12	μA	$V_{DD} = 3.0\text{V}, \text{WDT disabled}$

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all I_{DD} measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD} , $RT = V_{DD}$, $\overline{MCLR} = V_{DD}$; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} .

Note 5: Does not include current through R_{ext} . The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.



PIC16C5X Series

16.5 DC CHARACTERISTICS: PIC16C5XE-RC, XT, HS, LP (Automotive)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
Operating temperature $-40 \leq T_A \leq +125^\circ\text{C}$, unless otherwise stated						
Operating voltage $V_{DD} = 3.5\text{V to }5.5\text{V}$ unless otherwise stated						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
PIC16C5X-XT	VDD	3.25		6.0	V	$F_{osc} = \text{DC to }4\text{ MHz}$
PIC16C5X-RC		3.25		6.0	V	$F_{osc} = \text{DC to }4\text{ MHz}$
PIC16C5X-HS		4.5		5.5	V	$F_{osc} = \text{DC to }20\text{ MHz}$
PIC16C5X-LP		2.5		6.0	V	$F_{osc} = \text{DC to }40\text{ KHz}$
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
PIC16C5X-XT	IDD		1.8	3.3	mA	$F_{osc} = 4\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-RC (Note 5)			1.8	3.3	mA	$F_{osc} = 4\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-HS			4.8	10.0	mA	$F_{osc} = 10\text{ MHz}, V_{DD} = 5.5\text{V}$
PIC16C5X-LP			9.0	20.0	mA	$F_{osc} = 16\text{ MHz}, V_{DD} = 5.5\text{V}$
			25	55	μA	$F_{osc} = 32\text{ KHz}, V_{DD} = 3.25\text{V}, \text{WDT disabled}$
Power Down Current (Note 4)						
PIC16C5X	IPD		5	22	μA	$V_{DD} = 3.25\text{V}, \text{WDT enabled}$
				0.8	18	μA

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, $\overline{\text{MCLR}} = V_{DD}$; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.

16.6 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial) PIC16C5XI-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40 < T_A < +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IL}	V_{SS} V_{SS} V_{SS} V_{SS} V_{SS}		$0.2 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.3 V_{DD}$	V V V V V	Pin at hi-impedance PIC16C5XRC only (Note 5) PIC16C5X-XT, HS, LP
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IH}	$0.45 V_{DD}$ 2.0 $0.36 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.7 V_{DD}$		V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD}	V V V V V V V	For all V_{DD} (Note 6) $4.0 \text{ V} < V_{DD} \leq 5.5 \text{ V}$ (Note 6) $V_{DD} > 5.5 \text{ V}$ PIC16C5X-RC only (Note 5) PIC16C5X-XT, HS, LP
Input Leakage Current (Notes 3, 4) I/O ports MCLR MCLR RTCC OSC1	I_{IL}	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μA μA μA μA μA	For $V_{DD} \leq 5.5\text{V}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{PIN} = V_{SS} + 0.25\text{V}$ $V_{PIN} = V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, PIC16C5X-XT, HS, LP
Output Low Voltage I/O Ports OSC2/CLKOUT (PIC16C5X-RC)	V_{OL}			0.6 0.6	V V	$I_{OL} = 8.7 \text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OL} = 1.6 \text{ mA}$, $V_{DD} = 4.5\text{V}$
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (PIC16C5X-RC)	V_{OH}	$V_{DD}-0.7$ $V_{DD}-0.7$			V V	$I_{OH} = -5.4 \text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OH} = -1.0 \text{ mA}$, $V_{DD} = 4.5\text{V}$

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

PIC16C5X Series

16.7 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Automotive)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY			Standard Operating Conditions (unless otherwise stated)			
Operating temperature $-40 < T_A < +125^{\circ}\text{C}$						
Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IL}	V_{SS} V_{SS} V_{SS} V_{SS} V_{SS}		$0.15 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.3 V_{DD}$	V V V V V	Pin at hi-impedance PIC16C5XRC only (Note 5) PIC16C5X-XT, HS, LP
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IH}	$0.45 V_{DD}$ 2.0 $0.36 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.7 V_{DD}$		V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD}	V V V V V V V	For all V_{DD} (Note 6) $4.0\text{ V} < V_{DD} \leq 5.5\text{ V}$ (Note 6) $V_{DD} > 5.5\text{ V}$ PIC16C5X-RC only (Note 5) PIC16C5X-XT, HS, LP
Input Leakage Current (Notes 3, 4) I/O ports MCLR MCLR RTCC OSC1	I_{IL}	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μA μA μA μA μA	For $V_{DD} \leq 5.5\text{V}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{PIN} = V_{SS} + 0.25\text{V}$ $V_{PIN} = V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, PIC16C5X-XT, HS, LP
Output Low Voltage I/O Ports OSC2/CLKOUT (PIC16C5X-RC)	V_{OL}			0.6 0.6	V V	$I_{OL} = 8.7\text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{V}$
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (PIC16C5X-RC)	V_{OH}	$V_{DD}-0.7$ $V_{DD}-0.7$			V V	$I_{OH} = -5.4\text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OH} = -1.0\text{ mA}$, $V_{DD} = 4.5\text{V}$

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

**16.8 AC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (Commercial)
 PIC16C5XI-RC, XT, HS, LP (Industrial)
 PIC16C5XI-RC, XT, HS, LP (Automotive)**

AC CHARACTERISTICS						
Standard Operating Conditions (unless otherwise stated)						
Operating temperature $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (industrial), $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (automotive) and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
External CLOCKIN Frequency (Note 2)	Fosc	DC		4	MHz	RC mode
		DC		4	MHz	XT mode
		DC		20	MHz	HS mode (Com/Ind)
		DC		16	MHz	HS mode (Automotive)
		DC		40	KHz	LP mode
Oscillator Frequency (Note 2)	Fosc	DC		4	MHz	RC mode
		0.1		4	MHz	XT mode
		4		20	MHz	HS mode (Com/Ind)
		4		16	MHz	HS mode (Automotive)
		DC		40	KHz	LP mode
Instruction Cycle Time (Note 2)	Tcy	1.0	4/Fosc	DC	μs	RC mode
		1.0		DC	μs	XT mode
		0.2		DC	μs	HS mode
		100		DC	μs	LP mode
External Clock in Timing (Note 4) Clock in (OSC1) High or Low Time XT oscillator type LP oscillator type HS oscillator type Clock in (OSC1) Rise or Fall Time XT oscillator type LP oscillator type HS oscillator type	TCKHLXT	50*			ns	
	TCKHLLP	2*			μs	
	TCKHLHS	20*			ns	
	TCKRFXT	25*			ns	
	TCKRFLP	50*			ns	
	TCKRFHS	25*			ns	
RESET Timing MCLR Pulse Width (low)	TMCL	100*			ns	
RTCC Input Timing, No Prescaler RTCC High Pulse Width RTCC Low Pulse Width	TRTH	$0.5 T_{cy} + 20^*$			ns	Note 3
	TRTL	$0.5 T_{cy} + 20^*$			ns	Note 3
RTCC Input Timing, With Prescaler RTCC High Pulse Width RTCC Low Pulse Width RTCC Period	TRTH	10*			ns	Note 3
	TRTL	10*			ns	Note 3
	TRTP	$\frac{T_{cy} + 40^*}{N}$			ns	Note 3. Where N = prescale value (2, 4, ..., 256)
Watchdog Timer Timeout Period (No Prescaler)	TWDT	9*	18*	30*	ms	$V_{DD} = 5.0\text{V}$
Oscillation Start-up Timer Period	TOST	9*	18*	30*	ms	$V_{DD} = 5.0\text{V}$
I/O Timing I/O Pin Input Valid Before CLKOUT \uparrow (RC Mode) I/O Pin Input Hold After CLKOUT \uparrow (RC Mode) I/O Pin Output Valid After CLKOUT \downarrow (RC Mode)	TDS	$0.25 T_{cy} + 30^*$			ns	
	TDH	0*			ns	
	TPD			40*	ns	

* Guaranteed by characterization, but not tested.

(Notes on next page)

PIC16C5X Series

NOTES TO TABLE 16.8:

1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
2. Instruction cycle period (T_{cy}) equals four times the input oscillator time base period.

All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may

result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3. For a detailed explanation of RTCC input clock requirements see section 4.2.1.
4. Clock-in high-time is the duration for which clock input is at V_{IHOSC} or higher.
Clock-in low-time is the duration for which clock input is at V_{ILOSC} or lower.

16.9 Electrical Structure of Pins

FIGURE 16.9.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB, RC)





FIGURE 16.9.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



Notes to figures 16.9.1 and 16.9.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). R_{in} is a small resistance to further protect the input buffer from ESD.

17.0 TIMING DIAGRAMS

FIGURE 17.0.1 - RTCC TIMING




FIGURE 17.0.2 - OSCILLATOR START-UP TIMING (PIC16C5XRC)





FIGURE 17.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS (PIC16C5XRC*)



18.0 DC & AC CHARACTERISTICS GRAPHS/TABLES:

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 18.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE






FIGURE 18.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.


FIGURE 18.0.3 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.

PIC16C5X Series

FIGURE 18.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



* Measured on DIP packages.

TABLE 18.0.1 - RC OSCILLATOR FREQUENCIES*

Cext	Rext	Average Fosc @ 5V, 25°C	
		Frequency	± %
20pF	3.3k	4.973 Mhz	± 27%
	5k	3.82 Mhz	± 21%
	10k	2.22 Mhz	± 21%
	100k	262.15 KHz	± 31%
100pF	3.3k	1.63 Mhz	± 13%
	5k	1.19 Mhz	± 13%
	10k	648.64 KHz	± 18%
	100k	71.56 KHz	± 25%
300pF	3.3k	660.0 KHz	± 10%
	5k	484.1 KHz	± 14%
	10k	267.63 KHz	± 15%
	100k	29.44 KHz	± 19%

* Measured on DIP packages.

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5V.

FIGURE 18.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C




FIGURE 18.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C




FIGURE 18.0.7 - MAXIMUM I_{pd} vs V_{DD} WATCHDOG DISABLED






FIGURE 18.0.8 - MAXIMUM I_{pd} vs V_{DD} WATCHDOG ENABLED*



* I_{PD} , with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C , the latter dominates explaining the apparently anomalous behavior.

FIGURE 18.0.9 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs V_{DD}



PIC16C5X Series

FIGURE 18.0.10 - V_{IH} , V_{IL} OF MCLR, RTCC AND OSC1 (IN RC MODE) vs V_{DD}




FIGURE 18.0.11 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs V_{DD}






FIGURE 18.0.12 - TYPICAL I_{DD} vs FREQ (EXT CLOCK, 25°C)



2

FIGURE 18.0.13 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -40° to +85°C)



PIC16C5X Series

FIGURE 18.0.14 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -55° to $+125^{\circ}\text{C}$)




FIGURE 18.0.15 - WDT Timer Time-out Period vs V_{DD}




FIGURE 18.0.16 - Transconductance (gm) of HS Oscillator vs V_{DD}




FIGURE 18.0.17 - Transconductance (gm) of LP Oscillator vs VDD





FIGURE 18.0.18 - Transconductance (gm) of XT Oscillator vs VDD



2

FIGURE 18.0.19 - IOH vs VOH, VDD = 3V





FIGURE 18.0.20 - IOH vs VOH, VDD = 5V



PIC16C5X Series

FIGURE 18.0.21 - IOL vs VOL, VDD = 3V




FIGURE 18.0.22 - IOL vs VOL, VDD = 5V




TABLE 18.0.2 - INPUT CAPACITANCE FOR PIC16C54/56 *

Pin Name	Typical Capacitance (pF)	
	18L PDIP	18L SOIC
RA port	5.0	4.3
RB port	5.0	4.3
MCLR	17.0	17.0
OSC1	4.0	3.5
OSC2/CLKOUT	4.3	3.5
RTCC	3.2	2.8


TABLE 18.0.3 - INPUT CAPACITANCE FOR PIC16C55/57 *

Pin Name	Typical Capacitance (pF)	
	28L PDIP (600 mil)	28L SOIC
RA port	5.2	4.8
RB port	5.6	4.7
RC port	5.0	4.1
MCLR	17.0	17.0
OSC1	6.6	3.5
OSC2/CLKOUT	4.6	3.5
RTCC	4.5	3.5

* All capacitance values are typical at 25°C and measured at 1 MHz. A part to part variation of ±25% (three standard deviations) should be taken into account.

19.0 PACKAGING DIAGRAMS AND DIMENSIONS

19.1 18-LEAD PLASTIC DUAL IN-LINE (300 mil)




2

Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

PIC16C5X Series

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)


19.2 28-LEAD DUAL IN-LINE PLASTIC (600 mil)



Package Group: Plastic Dual-In-Line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	–	5.080		–	0.200	
A1	0.508	–		0.020	–	
A2	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	35.560	37.084		1.400	1.460	
D1	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E1	12.827	13.970		0.505	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	28	28		28	28	
S	0.889	–		0.035	–	
S1	0.508	–		0.020	–	

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

19.3 28-LEAD DUAL IN-LINE PLASTIC (300 mil)




2

Package Group: Plastic Dual-In-Line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.63	4.57		.143	.180	
A1	.38	-		.015	-	
A2	3.25	3.65		.128	.140	
B	.41	.56		.016	.022	Typical
B1	1.02	1.65	Typical	.040	.065	
B2	.762	1.02	4 places	.030	.040	4 places
B3	.20	.51	4 places	.008	.020	4 places
C	.20	.33	Typical	.008	.013	Typical
D	34.16	35.43		1.345	1.395	
D1	33.02	33.02	Reference	1.300	1.300	Reference
E	7.87	8.38		.310	.330	
E1	7.1	7.52		.280	.296	
e1	2.54	2.54	Typical	.100	.100	Typical
eA	7.87	7.87	Reference	.310	.310	Reference
eB	8.64	9.65		.340	.380	
L	3.18	3.68		.125	.145	
N	28	-		28	-	
S	.58	1.22		.023	.048	

PIC16C5X Series

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)


19.4 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	—	0.1016		—	0.004	

PACKAGE OUTLINES (CONT.)

19.5 28-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)




Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A_1	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	17.7038	18.0848		0.697	0.712	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	28	28		28	28	
CP	-	0.1016		-	0.004	

PIC16C5X Series

PACKAGE OUTLINES (CONT.)

19.6 20-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)




Package Group: Plastic SSOP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A ₁	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	7.07	7.33		0.278	0.289	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.0256	0.0256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	20	20		20	20	
CP	-	0.1016		-	0.004	

Symbol List for Shrink Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
- Controlling parameter: mm.
 - All packages are gull wing lead form.
 - "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
 - The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
 - Terminal numbers are shown for reference.

PACKAGE OUTLINES (CONT.)

19.7 28-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)



Package Group: Plastic SSOP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A_1	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	10.07	10.33		0.397	0.407	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.0256	0.0256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	28	28		28	28	
CP	-	0.1016		-	0.004	

Symbol List for Shrink Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A_1	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
- Controlling parameter: mm.
 - All packages are gull wing lead form.
 - "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
 - The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
 - Terminal numbers are shown for reference.


PIC16C5X Series

19.8 PACKAGE MARKING INFORMATION


18L PDIP




Example




18L SOIC




Example




28L SOIC




Example




28L PDIP (.300 mil)




Example




28L SSOP




Example



20L SSOP



Example




Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.


* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

19.8 PACKAGE MARKING INFORMATION (Cont.)


28L PDIP (.600 mil)




Example




18L Cerdip




Example



28L Cerdip



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

PIC16C5X Series

20.0 DEVELOPMENT SUPPORT

20.1 Development Tools

The PIC16C5X and PIC16CXX microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MASTER™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- Assembler
- Software Simulator

20.2 PICMASTER™: High Performance Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows™ 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.X environment was chosen to best make these features available to you, the end user.

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC Host Emulation Control Software

The Windows 3.X System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.


Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

20.3 PRO MASTER™: Universal Programmer

The PRO MASTER Universal Programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

FIGURE 20.2 - PICMASTER SYSTEM CONFIGURATION



In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. PRO MASTER supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

20.4 PICSTART™ Programmer

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS232) ports. A PC based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based.

20.5 Assembler

The Assembler is a PC hosted software development tool supporting the PIC16C5X and PIC16CXX series microcontrollers. It offers a full featured Macro and Conditional assembly capability. It can also generate

various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

20.6 Software Simulator

The Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16C5X and PIC16CXX series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. Two forms of symbolic debugging are available: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

20.7 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed below:

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator with your choice of Target Probe, PRO MASTER Programmer, Assembler, Software Simulator and Samples.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples

PIC16C5X Series

21.0 EPROM PROGRAMMING

21.1 Prototype Programmers

Microchip's proprietary low cost PICSTART programmer is ideal for programming during development and prototyping. It is not recommended for production programming.

21.2 Production Quality Programmers

Microchip's PRO MASTER programmer can be used for reliable programming for production. High volume programming is also supported by production quality programmers from third party sources. See table 21.2.1.

Microchip assumes no responsibility for replacing defective units related to mechanical and/or electrical problems of any third party programming equipment or the improper use of such equipment.

Programming of the code protection bit (also called "security bit" or "security fuse") implies that the contents of the PIC16C5X EPROM can no longer be verified, thus making programming related failure analysis an impossibility.

Microchip warrants that PIC16C5X units will not exceed a programming failure rate of 1% of shipment quality. Programming related failures beyond this level can be returned for replacement, again, if the security bit has not been programmed.

21.3 Gang Programmers

Gang programmers are available from third party sources. See table 21.2.1.

21.4 Factory Programming

High volume factory programming (QTP) is an available service from Microchip Technology. A small price adder and minimum quantity requirements apply.

TABLE 21.2.1 - LIST OF THIRD PARTY PROGRAMMERS*

Company	Model	Contact	Company	Model	Contact
ADVIN Systems, Inc.	PILOT™-U40	408-984-8600 U.S.	HI-LO	ALL-03	02 7640215 Taiwan
Application Solutions Ltd.	Programmer	273 476608 U.K.	Link Computer Graphics	CLK-3100	301-994-6669 U.S.
Baradine Products Ltd.	Micro-Burner™	604-988-9853 Canada	Logical Devices, Inc.	ALLPRO™-88	800-331-7766 U.S. 305-974-0967 U.S.
BP Microsystems	CP-1128™	800-225-2102 U.S. 713-461-4958 U.S.	Magic I/O	SPPIC	5957292 Taiwan
Citadel Products Ltd.	PC-82	44-819-511-848 U.K.	Maple Technology, Ltd	MQP-200	44-666-825-146 U.K.
Data I/O Corporation	Unisite™ with Site-48™ module	800-288-4065 U.S. 31(0) 6622866 Europe (03) 432-6991 Japan	Parallax, Inc.	PIC16C5X-PGM	916-721-6669 U.S.
Elan Digital Systems Ltd.	EF-PER™ 5000 Series Gang Programmer	0489 579 799 U.K. (408) 946 3864 U.S.	SMS	Sprint™ Expert	49-7522-4460 Germany
			Stag Microsystems	PP39	44-707-332-148 U.K.
			Transdata	PGM16 PGM 16x8 Gang Programmer	(214) 980 2960

* As of July, 1992

All trademarks shown in table 21.2.1 belong to their respective holders.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the CompuServe communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need CompuServe membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe services allows multiple users at baud rates up to 9600.

To connect:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
2. Dial your local CompuServe phone number.
3. Type **<ENTER>** and a garbage string will appear because CompuServe is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name:` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local CompuServe number. After the system responds with `Host Name:`, type **NETWORK<ENTER>** and follow CompuServe's directions.

PIC16C5X Series

Notes:

Index

Absolute maximum ratings	29
AC characteristics (XT,RC,HS,LP) COM/IND	35
Block diagrams:	
Chip	4
I/O Pin	13
Power On Reset	26
RTCC (Simplified)	6
RTCC & WDT	17
Brown-out protection circuit	25
Code protection	28
Configuration fuses	27
Data memory map	7
DC characteristics (XT,RC,HS,LP) COM	30,33,35
DC characteristics (XT,RC,HS,LP) IND	31,33,35
Development tools	54
External power on reset circuit	25,26
Features overview	1
File register descriptions	
f0	6
f1	6
f2	8
f3	11
f4	12
I/O ports	13,14
ID locations	27
Indirect addressing	6
Instruction set	18
OPTION register	15
Oscillator	23-25
Oscillator Start-up Timer	25
OTP devices	5
Package information	45-53
Page select (Program memory)	9,10
PD bit	12
Pin-out information	1,29
Power Down mode (SLEEP)	27
Power On Reset	25-27
Prescaler (RTCC/WDT)	16,17
Program Counter	8
Program memory map	10
Programming information	56
QTP devices	5
Real Time Clock/Counter (RTCC)	8,9,16,17
RESET	16
SLEEP	27
Stack	9
Status register	11
Timing diagrams	
I/O pin	13,36
Oscillator Start-up timing	36
Power On Reset	25,26
RTCC timing	8,9,36
TO bit	12
TRIS registers	15

Typical characteristics graphs	
IDD vs freq	41
IOH vs VOH	43
IOL vs VOL	44
IPD vs VDD	38,39
RC osc freq vs temp	37
RC osc freq vs VDD	37,38
VIH, VIL of MCLR, RTCC and OSC1 vs VDD	40
VTH of I/O Pins vs VDD	39
VTH of OSC1 Input vs VDD	40
Transconductance of HS Oscillator vs VDD	42
Transconductance of LP Oscillator vs VDD	43
Transconductance of XT Oscillator vs VDD	43
WDT Timer Time-out Period vs VDD	42
UV Erasable devices	5
W register	15
WDT	23

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated in the U.S.

PICMASTER, PRO MASTER, and PICSTART are trademarks of Microchip Technology Incorporated.

IBM PC is a trademark of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

PIC16C5X Series

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO. - XX X /XX XXX							
	Pattern: 3-Digit Pattern Code for QTP (blank for OTP and Window Parts)						
	Package: <table border="0"> <tr> <td>P = PDIP</td> <td>SS = SSOP (209 mil)</td> </tr> <tr> <td>SO = 300 mil SOIC (Gull Wing Lead)</td> <td>JW* = CERDIP Window</td> </tr> <tr> <td>SP = 28L PDIP (300 mil)</td> <td>S = Die in Waffle Pack</td> </tr> </table>	P = PDIP	SS = SSOP (209 mil)	SO = 300 mil SOIC (Gull Wing Lead)	JW* = CERDIP Window	SP = 28L PDIP (300 mil)	S = Die in Waffle Pack
	P = PDIP	SS = SSOP (209 mil)					
	SO = 300 mil SOIC (Gull Wing Lead)	JW* = CERDIP Window					
	SP = 28L PDIP (300 mil)	S = Die in Waffle Pack					
Temperature Range: <table border="0"> <tr> <td>- = 0° C to +70° C (T for tape/reel)</td> </tr> <tr> <td>I = -40° C to +85° C (S for tape/reel)</td> </tr> <tr> <td>E = -40° C to +125° C</td> </tr> </table>	- = 0° C to +70° C (T for tape/reel)	I = -40° C to +85° C (S for tape/reel)	E = -40° C to +125° C				
- = 0° C to +70° C (T for tape/reel)							
I = -40° C to +85° C (S for tape/reel)							
E = -40° C to +125° C							
Oscillator Type: <table border="0"> <tr> <td>RC</td> </tr> <tr> <td>XT</td> </tr> <tr> <td>HS</td> </tr> <tr> <td>LP</td> </tr> </table>	RC	XT	HS	LP			
RC							
XT							
HS							
LP							
Device: <table border="0"> <tr> <td>PIC16C54</td> </tr> <tr> <td>PIC16C55</td> </tr> <tr> <td>PIC16C56</td> </tr> <tr> <td>PIC16C57</td> </tr> </table>	PIC16C54	PIC16C55	PIC16C56	PIC16C57			
PIC16C54							
PIC16C55							
PIC16C56							
PIC16C57							

Examples:

a) PIC16C54 - XT/PXXX = "XT" oscillator, commercial temp., PDIP, QTP pattern

b) PIC16C55 - XT/I/SO = "XT" oscillator, industrial temp., SOIC (OTP device)

c) PIC16C55 - JW = Commercial temp. CERDIP with WINDOW

d) PIC16C57-RC/S = "RC oscillator", industrial temp., dice in waffle pack.

e) PIC16C54-LPE/SS = "LP oscillator", Automotive temp., SSOP package

Notes: * For UV-erasable devices, the oscillator type is RC by default (= erased device). The user can select XT, HS, or LP oscillators by programming the appropriate fuses.

ROM-Based 8-Bit CMOS Microcontroller

FEATURES

High performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 512 x 12 on-chip ROM program memory
- 25 x 8 general purpose registers (SRAM)
- 7 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes


Peripheral features

- 12 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security bit for code-protection
- Power saving SLEEP mode
- ROM mask selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP

CMOS technology

- Low power, high speed CMOS ROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 6.25V
 - Industrial: 2.0V to 6.25V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 1 μ A typical standby current @ 3V

FIGURE A - PIN CONFIGURATION



OVERVIEW

PIC16CR54 is a fully compatible ROM-version of the PIC16C54 EPROM based microcontroller and a member of the PIC16C5X microcontroller family. The PIC16CR54 is a low cost, high performance, 8-bit, fully static CMOS microcontroller. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except in the case of program branches which take two cycles. The PIC16CR54 delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression advantage over other 8-bit microcontrollers in its category. The easy to use and easy to remember instruction set reduces development time significantly.

The customer can also take full advantage of the UV-erasable PIC16C54 EPROM version for code development. The cost-effective One Time Programmable (OTP) version allows the customer to move in to production without committing to a final ROM code.

The PIC16CR54 is supported by an assembler, a software simulator and an in-circuit emulator. All the tools are supported by IBM PC and compatible machines.

PIC16CR54

Table of Contents

1.0	General Description	3
1.1	Applications	3
2.0	Architectural Description	4
2.1	Harvard Architecture	4
2.2	Clocking Scheme/Instruction Cycle	4
2.3	Data Register File	4
2.4	Arithmetic/Logic Unit (ALU)	5
2.5	Program Memory	5
3.0	PIC16CR54 Overview	5
3.1	UV Erasable Device for Program Development	5
3.2	One-Time-Programmable (OTP) Devices	5
3.3	Quick-Turnaround-Production (QTP) Devices	5
4.0	Operational Register Files	7
4.1	f0 Indirect Data Addressing	7
4.2	f1 Real Time Clock/Counter Register (RTCC)	7
4.2.1	Using RTCC with External Clock	7
4.2.2	Delay from External Clock Edge	8
4.3	f2 Program Counter	8
4.4	Stack	9
4.5	f3 Status Word Register	10
4.5.1	Time Out and Power Down Status Bits (TO, PD)	11
4.6	f4 File Select Register (FSR)	11
5.0	I/O Registers (Ports)	12
5.1	f5 (Port A)	12
5.2	f6 (Port B)	12
5.3	I/O Interfacing	12
5.4	I/O Programming Considerations	12
5.4.1	Bidirectional I/O Ports	12
5.4.2	Successive Operations on I/O Ports	12
6.0	General Purpose Registers	13
7.0	Special Purpose Registers	13
7.1	W Working Register	13
7.2	TRISA I/O Control Register for Port A (f5)	13
7.3	TRISB I/O Control Register for Port B (f6)	13
7.4	OPTION Prescaler/RTCC Option Register	13
8.0	Reset Condition	14
9.0	Prescaler	14
9.1	Switching Prescaler Assignment	14
10.0	Basic Instruction Set Summary	15
11.0	Watchdog Timer (WDT)	17
11.1	WDT Period	17
11.2	WDT Programming Considerations	17
12.0	Oscillator Circuits	17
12.1	Oscillator Types	17
12.2	Crystal Oscillator	17
12.3	RC Oscillator	17
13.0	Oscillator Start-up Timer (OST)	19
13.1	Power On Reset (POR)	19
14.0	Power Down Mode (SLEEP)	21
14.1	Wake-Up	21
15.0	Configuration Fuses	21
15.1	Customer ID Code	21
15.2	Code Protection	22
16.0	Electrical Characteristics	23
16.1	Absolute Maximum Ratings	23
16.2	Pin Descriptions	23
16.3	DC Characteristics: PIC16CR54-RC, XT, HS, LP	24
16.4	DC Characteristics: PIC16CR54E-RC, XT, HS, LP	25
16.5	DC Characteristics: PIC16CR54-RC, XT, HS, LP	26
16.6	DC Characteristics: PIC16CR54-RC, XT, HS, LP	27
16.7	AC Characteristics: PIC16CR54-RC, XT, HS, LP	28
16.8	Electrical Structure of Pins	29
17.0	Timing Diagrams	29
18.0	DC & AC Characteristics Graphs/Tables	30
19.0	Packaging Diagrams and Dimensions	37
19.1	18-Lead Plastic Dual In-Line	37
19.2	18-Lead Plastic Surface Mount	38
19.3	20-Lead Plastic Surface Mount	39
19.4	Package Marking Information	40
20.0	Connecting to Microchip BBS	41
Index		43
Sales and Support		44

Table of Figures

2.1.1	PIC16CR54 Block Diagram	3
2.2.1	Clock/Instruction Cycle	4
2.3.1	PIC16CR54 Data Memory Map	6
4.2.1	RTCC Block Diagram (Simplified)	7
4.2.2A	RTCC Timing: INT Clock/No Prescale	8
4.2.2B	RTCC Timing: INT Clock/Prescale 1:2	8
4.2.2.1	RTCC Timing with External Clock	9
4.3.1	Program Memory Organization	9
4.5.1	Status Word Register f3	10
5.3.1	Equivalent Circuit for a Single I/O Pin	12
5.4.2.1	I/O Port Read/Write Timing	13
7.4.1	OPTION Register	13
9.0.1	Block Diagram RTCC/WDT Prescaler	15
12.2.1	Crystal Operation (or Ceramic Resonator)	18
12.2.2	External Clock Input Operation	18
12.3.1	RC Oscillator (RC type only)	18
13.1.1	External Power on Reset Circuit	18
13.1.2	Brown Out Protection Circuit	19
13.1.3	Brown Out Protection Circuit	19
13.1.4	Simplified Power on Reset Block Diagram	20
13.1.5	Using External Reset Input	20
13.1.6	Using On-chip POR (Fast V _{DD} Rise Time)	20
13.1.7	Using On-chip POR (Slow V _{DD} Rise Time)	21
16.8.1	Electrical Structure of I/O Pins (RA, RB)	29
16.8.2	Electrical Structure of MCLR and RTCC Pins	29
17.0.1	RTCC Timing	29
17.0.2	Oscillator Start-up Timing (PIC16CR54RC)	29
17.0.3	Input/Output Timing for I/O Ports (PIC16CR54RC)	29
18.0.1	Typical RC Oscillator Frequency vs. Temperature	30
18.0.2	Typical RC Oscillator Frequency vs. V _{DD}	30
18.0.3	Typical RC Oscillator Frequency vs. V _{DD}	30
18.0.4	Typical RC Oscillator Frequency vs. V _{DD}	31
18.0.5	Typical I _{DD} vs V _{DD} Watchdog Timer Enabled 25°C	31
18.0.6	Maximum I _{DD} vs V _{DD} Watchdog Timer Enabled	31
18.0.7	V _{IH} (Input Threshold Voltage) of I/O Pins vs V _{DD}	32
18.0.8	V _{IH} , V _{IL} of MCLR, RTCC and OSC1 (in RC mode) vs V _{DD}	32
18.0.9	V _{IH} of OSC1 Input (XT, HS and LP Modes) vs V _{DD}	32
18.0.10	Typical I _{DD} vs Freq (Ext Clock, 25°C)	33
18.0.11	Maximum I _{DD} vs Freq (Ext Clock, -40°C to +85°C)	33
18.0.12	WDT Timer Time-out Period vs V _{DD}	34
18.0.13	Transconductance (gm) of HS Oscillator vs V _{DD}	34
18.0.14	Transconductance (gm) of LP Oscillator vs V _{DD}	34
18.0.15	Transconductance (gm) of XT Oscillator vs V _{DD}	34
18.0.16	I _{OH} vs V _{OH} , V _{DD} = 3V	35
18.0.17	I _{OH} vs V _{OH} , V _{DD} = 5V	35
18.0.18	I _{OL} vs V _{OL} , V _{DD} = 3V	35
18.0.19	I _{OL} vs V _{OL} , V _{DD} = 5V	35

Table of Tables

2.1.1	Pin Functions	4
3.0.1	Overview of PIC16CR54 Devices	5
4.5.1.1	Events Affecting PD/TO Status Bits	11
4.5.1.2	PD/TO Status After Reset	11
10.0.1	Instruction Set Summary	16
12.2.1	Capacitor Selection for Ceramic Resonators	18
12.2.2	Capacitor Selection for Crystal Oscillator	18
16.2	Pin Descriptions	23
16.3	DC Characteristics: PIC16CR54-RC, XT, HS, LP	24
16.4	DC Characteristics: PIC16CR54-RC, XT, HS, LP	25
16.5	DC Characteristics: PIC16CR54-RC, XT, HS, LP	26
18.0.1	RC Oscillator Frequency Variation from Unit to Unit	31
18.0.2	Input Capacitance for PIC16CR54	36

Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. The Microchip logo and name is a registered trademark of Microchip Technology Incorporated. PIC is a registered trademark of Microchip Technology Inc in the U.S. PICMASTER-16 is a trademark of Microchip Technology Inc. IBM PC is a trademark of IBM Corporation. Microsoft and Microsoft Windows are registered trademarks of Microsoft Corporation. All rights reserved.


1.0 GENERAL DESCRIPTION

The Microchip Technology PIC16CR54 microcontroller is based on the proven architecture of the PIC16C5X product family. The PIC16CR54 is pin for pin compatible with the EPROM based PIC16C54, but it has the added advantage of an extended operating voltage.

1.1 Applications

The PIC16CR54 fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecommunications processors. The small footprint package for through hole or surface mounting make this microcontroller perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility make the PIC16CR54 very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

FIGURE 2.1.1 - PIC16CR54 BLOCK DIAGRAM



PIC16CR54

2.0 ARCHITECTURAL DESCRIPTION

2.1 Harvard Architecture

The PIC16CR54 single-chip microcomputer is a low-power, high-speed, fully static CMOS device containing ROM, RAM, I/O, and a central processing unit on a single chip.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide while the program bus and program memory (ROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. In other words, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16CR54 is given in Figure 2.1.1.

TABLE 2.1.1 - PIN FUNCTION TABLE

Name	Function
RA0 - RA3	I/O PORT A
RB0 - RB7	I/O PORT B
RTCC	Real Time Clock/Counter
MCLR	Master Clear
OSC1	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
VDD	Power supply
VSS	Ground

2.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.


2.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of 32 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM are directly addressable (Figure 2.3.1). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



2.4 Arithmetic/Logic Unit (ALU)

The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.5 Program Memory

512 words of 12-bit wide on-chip read only program memory (ROM) can be directly addressed. Sequencing of instructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 PIC16CR54 OVERVIEW

A wide variety of oscillator types, frequency ranges, and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please refer to the part numbering system on the back page of this document.

To facilitate development and initial production phases, Microchip offers UV erasable EPROM version, One Time Programmable (OTP) version as well as Quick-Turnaround-Production (QTP) devices as described in the following sections. For more details on these, please refer to "PIC16C5X data-sheet" (DOC# DS30015) or contact your nearest sales office.

3.1 UV Erasable Device for Program Development

Microchip offers PIC16C54, the EPROM based version of the PIC16CR54 for program development. This device is optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", "HS" or "LP". An erased device is configured as "RC" type by default. The user should refer to the PIC16C5X data sheet for full electrical specification of these parts.

3.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices are ideal for initial production runs. OTP devices have the oscillator type pre-configured by the factory.

3.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. QTP devices are also ideal for initial production. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

TABLE 3.0.1 - OVERVIEW OF PIC16CR54 DEVICES


Part #	ROM	RAM*	I/O	Supply Voltage	Frequency Range**	Package Options
PIC16CR54RC	512 x 12	32 x 8	12	2.5 - 6.25 V	DC - 4 MHz	18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16CR54XT	512 x 12	32 x 8	12	2.5 - 6.25 V	0.1 - 4 MHz	18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16CR54HS	512 x 12	32 x 8	12	4.5 - 5.5 V	4 - 20 MHz	18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16CR54LP	512 x 12	32 x 8	12	2.0 - 6.25 V	DC - 200 KHz	18L PDIP, 18L SOIC (300 mil), 20L SSOP

* Including special function registers.

** All devices operate down to DC when external clock is applied.

PIC16CR54

FIGURE 2.3.1 - PIC16CR54 DATA MEMORY MAP



4.0 OPERATIONAL REGISTER FILES

4.1 f0 Indirect Data Addressing

This is not a physically implemented register. Addressing f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as an indirect address pointer. For example, in the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

If f0 itself is read through indirect addressing (i.e. FSR = 0h), then 00h is read. If f0 is written to via indirect addressing, the result will be a NOP.

4.2 f1 Real Time Clock/Counter Register (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 4.2.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See section 7.4 for details. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.


RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to VDD or VSS, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF f1, CLRF f1). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF f1, W instruction is recommended. Timing diagrams in Figure 4.2.2 show RTCC read, write and increment timing.

4.2.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 4.2.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

FIGURE 4.2.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)



PIC16CR54

When no prescaler is used, PSOUT (Prescaler output, see Figure 4.2.2.1) is the same as RTCC clock input and therefore the requirements are:

$$\begin{aligned} \text{TRTH} &= \text{RTCC high time} \geq 2\text{tosc} + 20 \text{ ns} \\ \text{TRTL} &= \text{RTCC low time} \geq 2\text{tosc} + 20 \text{ ns} \end{aligned}$$

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: PSOUT high time = PSOUT low time = $\frac{N \cdot \text{TRT}}{2}$
 where TRT = RTCC input period and N = prescale value (2, 4, ..., 256). The requirement is, therefore $\frac{N \cdot \text{TRT}}{2} \geq 2 \text{tosc} + 20 \text{ ns}$, or $\text{TRT} \geq \frac{4 \text{tosc} + 40 \text{ ns}}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$\begin{aligned} \text{TRT} &= \text{RTCC period} \geq (4 \text{tosc} + 40 \text{ ns})/N \\ \text{TRTH} &= \text{RTCC high time} \geq 10 \text{ ns} \\ \text{TRTL} &= \text{RTCC low time} \geq 10 \text{ ns} \end{aligned}$$

4.2.2 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 4.2.2.1, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within $\pm 4 \text{tosc}$ ($\pm 500 \text{ ns}$ @ 8 MHz).

4.3 f2 Program Counter

The program counter generates the addresses for on-chip ROM containing the program instruction words (Figure 4.3.1).

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

- a) "GOTO" instructions allow the direct loading of the lower 9 program counter bits (PC <8:0>).
- b) "CALL" instructions load the lower 8-bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack.
- c) "RETLW" instructions load the program counter with the top of stack contents.

FIGURE 4.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE





FIGURE 4.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2



d) If PC is the destination in any instruction (e.g. MOVWF 2, ADDWF 2, or BSF 2,5) then the computed 8-bit result will be loaded into the low 8-bits of program counter. The ninth bit of PC will be cleared.

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than 2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

It should be noted that because bit 8 (ninth bit) of PC is cleared in CALL instruction or any instruction which writes to the PC (e.g. MOVWF 2), all subroutine calls or computed jumps are limited to the first 256 locations of the program memory page (512 words long).

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the RETLW instruction. This is particularly useful for the implementation of "data" tables within the program memory.

4.4 STACK

The PIC16CR54 has a two level (9 bit wide) hardware push/pop stack (Figure 4.3.1).

FIGURE 4.2.2.1 - RTCC TIMING WITH EXTERNAL CLOCK





FIGURE 4.3.1 - PROGRAM MEMORY ORGANIZATION



4.5 f3 Status Word Register

This register contains the arithmetic status of the ALU, and the RESET status.


The status register (f3) can be destination for any instruction like any other register. However, the status bits are set after the following write. Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will clear

all bits except for TO and PD and then set the Z bit and leave status register as 000XX100 (where X = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary."

FIGURE 4.5.1 - STATUS WORD REGISTER f3



4.5.1 TIME OUT AND POWER DOWN STATUS BITS (TO, PD)

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 4.5.1.1.

TABLE 4.5.1.1 - EVENTS AFFECTING PD/TO STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	No effect on PD
WDT Timeout	0	X	
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 4.5.1.2 reflects the status of PD and TO after the corresponding event.

TABLE 4.5.1.2 - PD/TO STATUS AFTER RESET

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
1	0	MCLR wake-up from SLEEP
1	1	Power-up
X	X	= Low pulse on MCLR input

Note: The PD and TO bit maintain their status (X) until an event of Table 4.5.1.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

4.6 f4 File Select Register (FSR)

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.



5.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

5.1 f5 (Port A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are unimplemented and read as "zeros."

5.2 f6 (Port B)

8-bit I/O register.

5.3 I/O Interfacing


The equivalent circuit for an I/O port bit is shown in Figure 5.3.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be set to zero. For use as an input, the corresponding TRIS bit must be "one". Any I/O pin can be programmed individually as input or output.

5.4 I/O Programming Considerations

5.4.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

FIGURE 5.3.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN




A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 5.5.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 5.4.2.1 - I/O PORT READ/WRITE TIMING



6.0 GENERAL PURPOSE REGISTERS

f07h - f1Fh: are general purpose register files.

7.0 SPECIAL PURPOSE REGISTERS

7.1 W Working Register

Holds second operand in two operand instructions and/or supports the internal data transfer.

7.2 TRISA I/O Control Register For Port A (f5)

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

7.3 TRISB I/O Control Register For Port B (f6)

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5 or f6, respectively, out on the selected I/O pins.


These registers are "write-only" and are set to all "ones" upon a RESET condition.

7.4 OPTION Prescaler/RTCC Option Register

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide.

By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."

FIGURE 7.4.1 - OPTION REGISTER



8.0 RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog timer timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as MCLR input is sensed to be high. This implies that in case of power on reset with MCLR tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since MCLR is high). In case of MCLR reset, the OST will start when MCLR goes high. The nominal OST time-out period is 18 ms. See section 13.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC16CR54 is defined as:

- The oscillator is running, or will be started (power-up or wake-up from SLEEP).
- All I/O port pins (RA0 - RA3, RB0 - RB7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones" (1FFh).
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a "low" level.

9.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 9.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDW instruction will clear the prescaler along with the watchdog timer.

9.1 Switching Prescaler Assignment

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

1. MOVWLW B'xx0x0xxx' ; Select internal clock and select new
2. OPTION ; prescaler value. If new prescale value ; is = '000' or '001', then select any other ; prescale value temporarily.
3. CLRF 1 ; Clear RTCC and prescaler.
4. MOVWLW B'xxxx1xxx' ; Select WDT, do not change prescale ; value.
5. OPTION ;
6. CLRWDW ; Clears WDT and prescaler.
7. MOVWLW B'xxxx1xxx' ; Select new prescale value.
8. OPTION ;


Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. CLRWDW ; Clear WDT and prescaler
2. MOVWLW B'xxxx0xxx' ; Select RTCC, new prescale value ; and clock source
3. OPTION ;

FIGURE 9.0.1 - BLOCK DIAGRAM RTCC/WDT PRESCALER



2

10.0 BASIC INSTRUCTION SET SUMMARY

Each PIC16CR54 instruction is a 12-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CR54 instruction set summary in Table 10.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC16CR54 file registers is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One

instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 10.0.1

- Note 1: The 9th bit of the program counter will be forced to a "zero" by any instruction that writes to the PC (f2) except for GOTO (e.g. CALL, MOVWF 2 etc.). See section 4.3 for details.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as input, and it is driven low by an external device, the data latch will be written back with a '0'.
- Note 3: The instruction "TRIS f", where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

PIC16CR54

TABLE 10.0.1 - INSTRUCTION SET SUMMARY

BYTE -ORIENTED FILE REGISTER OPERATIONS						(11-6)	(5)	(4 - 0)
						OPCODE	d	f(FILE #)
						d = 0 for destination W d = 1 for destination f		
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0001 11df ffff 1cf	Add W and f	ADDWF f, d	W + f → d	C,DC,Z	1,2,4			
0001 01df ffff 14f	AND W and f	ANDWF f, d	W & f → d	Z	2,4			
0000 011f ffff 06f	Clear f	CLRF f	0 → f	Z	4			
0000 0100 0000 040	Clear W	CLRW -	0 → W	Z				
0010 01df ffff 24f	Complement f	COMF f, d	$\bar{f} \rightarrow d$	Z	2,4			
0000 11df ffff 0cf	Decrement f	DECF f, d	f - 1 → d	Z	2,4			
0010 11df ffff 2cf	Decrement f, Skip if Zero	DECFSZ f, d	f - 1 → d, skip if zero	None	2,4			
0010 10df ffff 28f	Increment f	INCF f, d	f + 1 → d	Z	2,4			
0011 11df ffff 3cf	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	2,4			
0001 00df ffff 10f	Inclusive OR W and f	IORWF f, d	W ∨ f → d	Z	2,4			
0010 00df ffff 20f	Move f	MOVF f, d	f → d	Z	2,4			
0000 001f ffff 02f	Move W to f	MOVWF f	W → f	None	1,4			
0000 0000 0000 000	No Operation	NOP -	-	None				
0011 01df ffff 34f	Rotate left f	RLF f, d	f(n) → d(n+1), C → d(0), f(7) → C	C	2,4			
0011 00df ffff 30f	Rotate right f	RRF f, d	f(n) → d(n-1), C → d(7), f(0) → C	C	2,4			
0000 10df ffff 08f	Subtract W from f	SUBWF f, d	f - W → d [f + \bar{W} + 1 → d]	C,DC,Z	1,2,4			
0011 10df ffff 38f	Swap halves f	SWAPF f, d	f(0-3) ↔ f(4-7) → d	None	2,4			
0001 10df ffff 18f	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	2,4			
BIT - ORIENTED FILE REGISTER OPERATIONS						(11-8)	(7-5)	(4 - 0)
						OPCODE	b(BIT #)	f(FILE #)
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0100 bbbf ffff 4bf	Bit Clear f	BCF f, b	0 → f(b)	None	2,4			
0101 bbbf ffff 5bf	Bit Set f	BSF f, b	1 → f(b)	None	2,4			
0110 bbbf ffff 6bf	Bit Test f, Skip if Clear	BTFSZ f, b	Test bit (b) in file (f): Skip if clear	None				
0111 bbbf ffff 7bf	Bit Test f, Skip if Set	BTFSZ f, b	Test bit (b) in file (f): Skip if set	None				
LITERAL AND CONTROL OPERATIONS						(11-8)	(7 - 0)	
						OPCODE	k (LITERAL)	
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
1110 kkkk kkkk Ekk	AND Literal and W	ANDLW k	k & W → W	Z				
1001 kkkk kkkk 9kk	Call subroutine	CALL k	PC + 1 → Stack, k → PC	None	1			
0000 0000 0100 004	Clear Watchdog timer	CLRWDT -	0 → WDT (and prescaler, if assigned)	TO, PD				
101k kkkk kkkk Akk	Go To address (k is 9 bit)	GOTO k	k → PC (9 bits)	None				
1101 kkkk kkkk Dkk	Incl. OR Literal and W	IORLW k	k ∨ W → W	Z				
1100 kkkk kkkk Ckk	Move Literal to W	MOVLW k	k → W	None				
0000 0000 0010 002	Load OPTION register	OPTION -	W → OPTION register	None				
1000 kkkk kkkk 8kk	Return, place Literal in W	RETLW k	k → W, Stack → PC	None				
0000 0000 0011 003	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD				
0000 0000 0fff 00f	Tristate port f	TRIS f	W → I/O control register f	None	3			
1111 kkkk kkkk Fkk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z				

Notes: See previous page

11.0 WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special ROM fuse which is not part of the normal program memory ROM. This masking bit, which is part of a configuration word can be specified by the customer.

11.1 WDT Period

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out period varies with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler count, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please refer to graphs in section 18.0 and DC specs for more details.

11.2 WDT Programming Considerations:

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

12.0 OSCILLATOR CIRCUITS

12.1 Oscillator Types

The PIC16CR54 series is available with 4 different oscillator options. Two bits in the configuration word select one of these four modes. The customer specifies the desired oscillator type along with the ROM pattern. The parts are tested for the specific oscillator type.

12.2 Crystal Oscillator

The PIC16CR54-XT, -HS, or LP needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 12.2.1). Note that the series resistor RS is only required for the "HS" oscillator.

12.3 RC Oscillator

For timing insensitive applications the "RC" oscillator option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 12.3.1 shows how the R/C combination is connected to the PIC16CR54. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 5 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See tables in section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See graphs and tables in section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

PIC16CR54

FIGURE 12.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP TYPES ONLY)




TABLE 12.2.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator frequency ^f	Capacitor Range
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	8.0 MHz	20 - 200 pF
	20 MHz	0 - 20 pF

Higher capacitance increases stability of oscillation but also increases start-up time.

TABLE 12.2.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
	100 KHz	15 pF	15 pF
	200 KHz	0 - 15 pF	0 - 15 pF
XT	200 KHz	15 - 50 pF	15 - 50 pF
	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
HS	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Higher capacitance increases stability of oscillator but also increases start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 12.2.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP TYPES ONLY)




FIGURE 12.3.1 - RC OSCILLATOR (RC TYPE ONLY)





FIGURE 13.1.1 - EXTERNAL POWER ON RESET CIRCUIT



Notes:

- External power on reset circuit is required only if VDD power-up slope is too slow or if a low frequency crystal oscillator is being used that need a long start-up time. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 KΩ must be observed to make sure that voltage drop across R does not exceed 0.2 V (max leakage current spec on MCLR pin is 5 μA). A larger than 0.2 V drop across R may cause a VIH level violation on MCLR pin.
- R1 = 100Ω to 1KΩ will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to ESD or EOS.

FIGURE 13.1.2 - BROWN OUT PROTECTION CIRCUIT





FIGURE 13.1.3 - BROWN OUT PROTECTION CIRCUIT



2

13.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR pin has reached a logic high (V_{IHMC}) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is particularly important for applications using the WDT to awake the PIC16CR54 from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize.

13.1 Power On Reset (POR)

The PIC16CR54 incorporates an on chip Power On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to VDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 13.1.4. The power on reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see

Figure 13.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset-latch and thus end the on-chip reset signal.

Figures 13.1.5 and 13.1.6 are two power-up situations with relatively fast rise time on VDD. In Figure 13.1.5, VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset tOST ms after MCLR goes high. In Figure 13.1.6, the on chip power-on reset feature is being utilized (MCLR and VDD are tied together). The VDD is stable before the startup timer times out and there is no problem in getting a proper reset. Figure 13.1.7 depicts a potentially problematic situation where VDD rises too slowly. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is therefore not guaranteed to function correctly.

To summarize, the on chip power-on reset is guaranteed to work if the rate of rise of VDD is no slower than 0.05 V/ms. It is also necessary that the VDD starts from 0V. The on chip power on reset is also not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize. For such situations, we recommend that external RC circuits are used for longer power on reset.

PIC16CR54

FIGURE 13.1.4 - SIMPLIFIED POWER ON RESET BLOCK DIAGRAM




FIGURE 13.1.5 - USING EXTERNAL RESET INPUT




FIGURE 13.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)





FIGURE 13.1.7 - USING ON-CHIP POR (SLOW V_{DD} RISE TIME)



14.0 POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low or hi-impedence).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD}, or V_{SS}, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC pin should also be at V_{DD} or V_{SS} for lowest current consumption.

The MCLR pin must be at VIHMC.

14.1 Wake-Up

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the MCLR pin. In both cases the PIC16CR54 will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on MCLR or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on, but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 4.5.1.2). The TO bit in the Status register can be used to determine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out.

NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the PIC16CR54 will be in RESET only for the oscillator start-up timer period.

15.0 CONFIGURATION FUSES

The configuration word consists of four ROM fuses which are not part of the normal ROM program storage.

Two are for the selection of the oscillator type, one is the watchdog timer enable fuse, and one is the code protection fuse.

The customer makes the selection for these and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC", "HS" or "LP" following the part number to identify the oscillator type and operating range.

15.1 Customer ID Code

The PIC16CR54 has 4 special ROM locations which are not part of the normal program memory. These locations are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution but can be read out using any programmer that supports the PIC16C5X such as PROMASTER.

15.2 Code Protection

The code in the ROM can be protected by selecting the code protection fuse to be "0".

When code protected, the contents of the program ROM cannot be read out in a way that the program code can be reconstructed. The factory can verify every bit in a code protected ROM through a special ROM-verify test mode. In this test mode data is presented to the chip for every ROM location and a pass/fail bit at the end of the sequence indicates if the ROM matched the externally supplied pattern sequence. This mode does not output the ROM pattern and therefore does not compromise code security.

Another way to verify a code protected ROM without supplying the actual code is as follows:

When code protected, verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a code protected device, follow this procedure:

- a. First, read in a code-protected device known to be good into a file. The data will look scrambled.
- b. Verify any code-protected PIC16CR54 against this file.

16.0 ELECTRICAL CHARACTERISTICS

16.1 Absolute Maximum Ratings*

Ambient temperature under bias-55°C to +125°C
 Storage Temperature - 65°C to +150°C
 Voltage on any pin with respect to Vss
 (except VDD and MCLR)-0.6V to VDD +0.6V
 Voltage on VDD with respect to Vss0 to +7.5 V
 Voltage on MCLR with respect to Vss
 (Note 2)0 to +14 V
 Total power Dissipation (Note 1) 800 mW
 Max. Current out of Vss pin 150 mA
 Max. Current into VDD pin 50 mA
 Max. Current into an input pin±500 µA
 Max. Output Current sunked by any I/O pin 25 mA
 Max. Output Current sourced by any I/O pin 20 mA
 Max. Output Current sourced by a single
 I/O port (Port A or B) 40 mA
 Max. Output Current sunked by a single
 I/O port (Port A or B) 50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times (I_{DD} - \sum I_{oh}) + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

 2. Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

16.2 Pin Descriptions

Name	Function	Description
RA0 - RA3	I/O PORT A	4 input/output lines.
RB0 - RB7	I/O PORT B	8 input/output lines.
RTCC	Real Time Clock/Counter	Schmitt Trigger Input. Clock input to RTCC register. Must be tied to Vss or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption.
MCLR	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition for the PIC16CR54 microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XT", "HS" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.
VDD	Power supply	
Vss	Ground	
N/C	No (internal) Connection	

PIC16CR54

16.3 DC CHARACTERISTICS: PIC16CR54-RC, XT, HS, LP (Commercial) PIC16CR54-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
Operating temperature $-40 \leq T_A \leq +85^\circ\text{C}$ for industrial and $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ for commercial						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage PIC16CR54-XT, RC PIC16CR54-HS PIC16CR54-LP	VDD	2.5 4.5 2.0		6.25 5.5 6.25	V V V	Fosc = DC to 4 MHz Fosc = DC to 20 MHz Fosc = DC to 200 KHz
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD starting voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power-on-reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 13.1 for details on power-on-reset
Supply Current (Note 2) PIC16CR54-XT, RC (Note 5) PIC16CR54-HS PIC16CR54-LP	IDD		2.0 0.8 90 3.8 9.0 10.0	3.6 1.8 350 10 20.0 20.0 70.0	mA mA μA mA mA μA μA	Fosc = 4 MHz, VDD = 6.0V Fosc = 4 MHz, VDD = 3.0V Fosc = 200 KHz, VDD = 2.5V Fosc = 8 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V Fosc = 32 KHz, VDD = 2.0V Fosc = 32 KHz, VDD = 6.0V
Power Down Current Commercial (Note 4) PIC16CR54	IPD		1 2 3 5	6 8* 15 25	μA μA μA μA	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled
Power Down Current Industrial (Note 4) PIC16CR54	IPD		1 2 3 3 5	8 10* 20* 18 45	μA μA μA μA μA	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are: OSC1= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. It is measured in SLEEP with all I/O pins in hi-impedance state and connected to VDD or VSS.

Note 5: In RC mode does not include current through Rext. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.

16.4 DC CHARACTERISTICS: PIC16CR54E-RC, XT, HS, LP (Automotive)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
Operating temperature $-40 \leq T_A \leq +125^\circ\text{C}$, unless otherwise stated						
Operating voltage $V_{DD} = 3.5\text{V to } 5.5\text{V}$ unless otherwise stated						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage PIC16CR54-XT, RC PIC16CR54-HS PIC16CR54-LP	V_{DD}	3.25 4.5 2.5		6.0 5.5 6.0	V V V	$F_{osc} = \text{DC to } 4 \text{ MHz}$ $F_{osc} = \text{DC to } 20 \text{ MHz}$ $F_{osc} = \text{DC to } 200 \text{ KHz}$
RAM Data Retention Voltage (Note 3)	V_{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V_{POR}		V_{SS}		V	See section 13.1 for details on power on reset
V_{DD} rise rate to guarantee power on reset	SV_{DD}	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2) PIC16CR54-XT PIC16CR54-RC (Note 5) PIC16CR54-HS PIC16C5X-LP	I_{DD}		1.8 1.8 4.8 9.0 25	3.3 3.3 10.0 20.0 55	mA mA mA mA μA	$F_{osc} = 4 \text{ MHz}, V_{DD} = 5.5\text{V}$ $F_{osc} = 4 \text{ MHz}, V_{DD} = 5.5\text{V}$ $F_{osc} = 10 \text{ MHz}, V_{DD} = 5.5\text{V}$ $F_{osc} = 16 \text{ MHz}, V_{DD} = 5.5\text{V}$ $F_{osc} = 32 \text{ KHz}, V_{DD} = 3.25\text{V}, \text{WDT disabled}$
Power Down Current (Note 4) PIC16CR54	I_{PD}		5 0.8	22 18	μA μA	$V_{DD} = 3.25\text{V}, \text{WDT enabled}$ $V_{DD} = 3.25\text{V}, \text{WDT disabled}$

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all I_{DD} measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD} , $RT = V_{DD}$, $\overline{MCLR} = V_{DD}$; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} .

Note 5: Does not include current through R_{ext} . The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.



PIC16CR54

16.5 DC CHARACTERISTICS: PIC16CR54-RC, XT, HS, LP (Commercial) PIC16CR54-RC, XT, HS, LP (Industrial)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial Operating voltage V_{DD} range as in table 16.3 unless otherwise stated						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage						
I/O ports	V_{IL}	V_{SS}		$0.2 V_{DD}$	V	Pin at hi-impedance
MCLR (Schmitt trigger)		V_{SS}		$0.15 V_{DD}$	V	
RTCC (Schmitt trigger)		V_{SS}		$0.15 V_{DD}$	V	
OSC1 (Schmitt trigger)		V_{SS}		$0.15 V_{DD}$	V	PIC16CR54RC only (Note 5)
OSC1		V_{SS}		$0.15 V_{DD}$	V	PIC16CR54-XT, HS, LP
Input High Voltage						
I/O ports	V_{IH}	2.0		V_{DD}	V	$V_{DD} = 3.0\text{V to }5.5\text{V}$ (Note 6)
		$0.6 V_{DD}$		V_{DD}	V	Full V_{DD} range (Note 6)
MCLR (Schmitt trigger)		$0.85 V_{DD}$		V_{DD}	V	
RTCC (Schmitt trigger)		$0.85 V_{DD}$		V_{DD}	V	
OSC1 (Schmitt trigger)		$0.85 V_{DD}$		V_{DD}	V	PIC16CR54-RC only (Note 5)
OSC1		$0.85 V_{DD}$		V_{DD}	V	PIC16CR54-XT, HS, LP
Input Leakage Current (Notes 3, 4)						For $V_{DD} \leq 5.5\text{V}$
I/O ports	I_{IL}	-1		+1	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance
MCLR		-5			μA	$V_{PIN} = V_{SS} + 0.25\text{V}$
MCLR			0.5	+5	μA	$V_{PIN} = V_{DD}$
RTCC		-3	0.5	+5	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$
OSC1		-3	0.5	+3	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$, PIC16CR54-XT, HS, LP
Output Low Voltage						
I/O Ports	V_{OL}			0.5	V	$I_{OL} = 10\text{ mA}$, $V_{DD} = 6.0\text{V}$
OSC2/CLKOUT				0.5	V	$I_{OL} = 1.9\text{ mA}$, $V_{DD} = 6.0\text{V}$
Output High Voltage						
I/O Ports (Note 4, 5)	V_{OH}	$V_{DD}-0.5\text{V}$			V	$I_{OH} = -4.0\text{ mA}$, $V_{DD} = 6.0\text{V}$
OSC2/CLKOUT		$V_{DD}-0.5\text{V}$			V	$I_{OH} = -0.8\text{ mA}$, $V_{DD} = 6.0\text{V}$

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: For PIC16CR54-RC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16CR54 be driven with external clock in RC mode.

Note 6: The user may use the better of the two specs. TTL level is guaranteed in 3.0V to 5.5V range.

16.6 DC CHARACTERISTICS: PIC16CR54-RC, XT, HS, LP (Automotive)

2

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40 < T_A < +125^{\circ}\text{C}$ Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V _{IL}	V _{SS} V _{SS} V _{SS} V _{SS} V _{SS}		0.15 V _{DD} 0.15 V _{DD} 0.15 V _{DD} 0.15 V _{DD} 0.3 V _{DD}	V V V V V	Pin at hi-impedance PIC16CR54-RC only (Note 5) PIC16CR54-XT, HS, LP
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V _{IH}	0.45 V _{DD} 2.0 0.36 V _{DD} 0.85 V _{DD} 0.85 V _{DD} 0.85 V _{DD} 0.7 V _{DD}		V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD}	V V V V V V V	For all V _{DD} (Note 6) 4.0 V < V _{DD} ≤ 5.5 V (Note 6) V _{DD} > 5.5 V PIC16CR54-RC only (Note 5) PIC16CR54-XT, HS, LP
Input Leakage Current (Notes 3, 4) I/O ports MCLR MCLR RTCC OSC1	I _{IL}	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μA μA μA μA μA	For V_{DD} ≤ 5.5V V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at hi-impedance V _{PIN} = V _{SS} + 0.25V V _{PIN} = V _{DD} V _{SS} ≤ V _{PIN} ≤ V _{DD} V _{SS} ≤ V _{PIN} ≤ V _{DD} , PIC16CR54-XT, HS, LP
Output Low Voltage I/O Ports OSC2/CLKOUT (PIC16CR54-RC)	V _{OL}			0.6 0.6	V V	I _{OL} = 8.7 mA, V _{DD} = 4.5V I _{OL} = 1.6 mA, V _{DD} = 4.5V
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (PIC16CR54-RC)	V _{OH}	V _{DD} -0.7 V _{DD} -0.7			V V	I _{OH} = -5.4 mA, V _{DD} = 4.5V I _{OH} = -1.0 mA, V _{DD} = 4.5V

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 °C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: For PIC16CR54-RC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16CR54 be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

PIC16CR54

16.7 AC CHARACTERISTICS: PIC16CR54-RC, XT, HS, LP (Commercial)
PIC16CR54-RC, XT, HS, LP (Industrial)
PIC16CR54-RC, XT, HS, LP (Automotive)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
Operating temperature TA = -40°C to +85°C (industrial), TA = -40°C to +125°C (automotive) and 0°C ≤ TA ≤ +70°C (commercial) Operating voltage VDD range as described in DC spec tables 16.3 and 16.4						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Oscillator Frequency (Note 2)	FOSC	DC 0.1 4 DC		4.0 4 20 200	MHz MHz MHz KHz	RC mode, VDD = 2.5 to 6.25V XT mode, VDD = 2.5 to 6.25V HS mode, VDD = 4.5 to 5.5V LP mode, VDD = 2.0 to 6.25V
Instruction Cycle Time	TCY		4/Fosc			
External Clock in Timing (Note 4)						
Clock in High or Low Time						
XT oscillator type	TCKHLXT	50*			ns	
LP oscillator type	TCKHLLP	2*			µs	
HS oscillator type	TCKHLHS	20*			ns	
Clock in Rise or Fall Time						
XT oscillator type	TCKRFXT	25*			ns	
LP oscillator type	TCKRFLP	50*			ns	
HS oscillator type	TCKRFHS	25*			ns	
RESET Timing						
MCLR Pulse Width (low)	TMCL	100*			ns	
RTCC Input Timing, No Prescaler						
RTCC High Pulse Width	TRTH	0.5 TCY + 20*			ns	Note 3
RTCC Low Pulse Width	TRTL	0.5 TCY + 20*			ns	Note 3
RTCC Input Timing, With Prescaler						
RTCC High Pulse Width	TRTH	10*			ns	Note 3
RTCC Low Pulse Width	TRTL	10*			ns	Note 3
RTCC Period	TRTP	$\frac{TCY + 40}{N}$ *			ns	Note 3. Where N = prescale value (2, 4, ..., 256)
Watchdog Timer Timeout Period (No Prescaler)	TWDT	7*	18	30*	ms	VDD = 5V, -40°C to 85°C
Oscillation Start-up Timer Period	TOST	7*	18	30*	ms	VDD = 5V, -40°C to 85°C
I/O Timing						
I/O Pin Input Valid Before CLKOUT↑ (RC Mode)	TDS	0.25 TCY + 30*			ns	
I/O Pin Input Hold After CLKOUT↑ (RC Mode)	TDH	0*			ns	
I/O Pin Output Valid After CLKOUT↓ (RC Mode)	TPD			40*	ns	
Capacitive Loading Specs on Output Pins						
OSC2	COSC2			15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
All I/O pins	CIO			50	pF	

* Based on characterization, but not tested.

(Notes on next page)

NOTES TO AC CHARACTERISTICS: PIC16CR54-RC, XT, HS, LP (COMMERCIAL) PIC16CR54-RC, XT, HS, LP (INDUSTRIAL)

1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
2. Instruction cycle period (T_{cy}) equals four times the input oscillator time base period.
All specified values are based on characterization data for that particular oscillator type under standard operating conditions with

the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3. For a detailed explanation of RTCC input clock requirements see section 4.2.1.
4. Clock-in high time is the duration for which clock input is at V_{IHOSC} or higher.
Clock-in low time is the duration for which clock input is at V_{ILOSC} or lower.

16.8 Electrical Structure of Pins

FIGURE 16.8.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB)





FIGURE 16.8.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



17.0 TIMING DIAGRAMS

FIGURE 17.0.1 - RTCC TIMING






FIGURE 17.0.2 - OSCILLATOR START-UP TIMING (PIC16CR54RC)



Note to figures 16.8.1 and 16.8.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). R_{in} is a small resistance to further protect the input buffer from ESD.

FIGURE 17.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS (PIC16CR54RC*)



* The CLKOUT output is available only on PIC16CR54-RC devices.

18.0 DC & AC CHARACTERISTICS GRAPHS/TABLES

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected from units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' and 'min' represents (mean + 3s) and (mean - 3s) respectively where s is standard deviation.

FIGURE 18.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE






FIGURE 18.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs. VDD*




*Measured on PDIP Packages

FIGURE 18.0.3 - TYPICAL RC OSCILLATOR FREQUENCY vs. VDD*



*Measured on PDIP Packages

FIGURE 18.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



*Measured on PDIP Packages

FIGURE 18.0.5 - TYPICAL IPD vs VDD WATCHDOG TIMER ENABLED 25°C




TABLE 18.0.1 - RC OSCILLATOR FREQUENCY VARIATION FROM UNIT TO UNIT*

Cext	Rext	Average Fosc @ 5V, 25°C	
		Fosc (Mhz)	± %
20pf	3.3k	6.02 Mhz	± 28%
	5k	4.06 Mhz	± 25%
	10k	2.47 Mhz	± 24%
	100k	261 Khz	± 39%
100pf	3.3k	1.82 Mhz	± 18%
	5k	1.28 Mhz	± 21%
	10k	715 Khz	± 18%
	100k	72.4 Khz	± 28%
300pf	3.3k	712.4 Khz	± 14%
	5k	508 Khz	± 13%
	10k	278 Khz	± 13%
	100k	28 Khz	± 23%

*Measured on PDIP Packages

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value for full VDD range.

FIGURE 18.0.6 - MAXIMUM IPD vs VDD WATCHDOG TIMER ENABLED




FIGURE 18.0.7 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs V_{DD}




FIGURE 18.0.8 - V_{IH} , V_{IL} OF MCLR, RTCC AND OSC1 (IN RC MODE) vs V_{DD}




FIGURE 18.0.9 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs V_{DD}






FIGURE 18.0.10 - TYPICAL I_{DD} vs FREQ (EXT CLOCK, 25°C)



2

FIGURE 18.0.11 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -40°C TO +85°C)



PIC16CR54

FIGURE 18.0.12 - WDT Timer Time-out Period vs VDD




FIGURE 18.0.13 - Transconductance (gm) of HS Oscillator vs VDD




FIGURE 18.0.14 - Transconductance (gm) of LP Oscillator vs VDD




FIGURE 18.0.15 - Transconductance (gm) of XT Oscillator vs VDD




FIGURE 18.0.16 - I_{OH} vs V_{OH}, V_{DD} = 3V




FIGURE 18.0.17 - I_{OH} vs V_{OH}, V_{DD} = 5V




FIGURE 18.0.18 - I_{OL} vs V_{OL}, V_{DD} = 3V





FIGURE 18.0.19 - I_{OL} vs V_{OL}, V_{DD} = 5V



PIC16CR54


**TABLE 18.0.2 - INPUT CAPACITANCE FOR
PIC16CR54 ***

Pin	Typical Capacitance (pF)	
	18L PDIP	18L SOIC
RA, RB port	5.0	4.3
MCLR	2.0	2.0
OSC1,OSC2/CLKOUT	4.0	3.5
RTCC	3.2	2.8

* All capacitance values are typical at 25°C. A part to part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

19.0 PACKAGING DIAGRAMS AND DIMENSIONS

19.1 18-Lead Plastic Dual In-Line (.300 mil)




Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

PIC16CR54

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)


19.2 18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	-	0.1016		-	0.004	

PACKAGE OUTLINES (CONT.)

19.3 20-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)



2

Package Group: Plastic SSOP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A ₁	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	7.07	7.33		0.278	0.289	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.256	0.256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	20	20		20	20	
CP	-	0.1016		-	0.004	

Symbol List for Shrink Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
- Controlling parameter: mm.
 - All packages are gull wing lead form.
 - "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
 - The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
 - Terminal numbers are shown for reference.


PIC16CR54

19.4 Package Marking Information


18L PDIP




Example



18L SOIC



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the CompuServe communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need CompuServe membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe services allows multiple users at baud rates up to 9600.

To connect:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
2. Dial your local CompuServe phone number.
3. Type **<ENTER>** and a garbage string will appear because CompuServe is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name :` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local CompuServe number. After the system responds with `Host Name :`, type **NETWORK<ENTER>** and follow CompuServe's directions.

Notes

Index

Absolute maximum specs23
 AC characteristics (XT,RC,HS,LP) COM/IND28
 Block diagrams:
 Chip3
 I/O Pin12
 Power On Reset20
 RTCC (Simplified)7
 RTCC & WDT15
 Brown-out protection circuit19
 Code protection22
 Configuration fuses21
 Data memory map6
 DC characteristics (RC,XT,HS,LP)24-27
 External power on reset circuit18
 Features overview1
 File register descriptions
 f07
 f17
 f28
 f310
 f411
 I/O ports12,13
 ID locations21
 Indirect addressing7
 Instruction set16
 OPTION register13
 Oscillator17,18
 Oscillator Start-up Timer19
 OTP devices5
 Package information37-40
 Page select (Program memory)5
 PD bit11
 Pin-out information1, 23
 Power Down mode (SLEEP)21
 Power On Reset19,20
 Prescaler (RTCC/WDT)14
 Program Counter8
 QTP devices5
 Real Time Clock/Counter (RTCC)7, 8, 9,29
 RESET14
 SLEEP21
 Stack9
 Status register10
 Timing diagrams
 I/O pin13
 I/O timing for I/O ports29
 Oscillator Start-up timing29
 Power On Reset20, 21
 RTCC timing8, 9, 29
 TO bit11
 TRIS registers13


Typical characteristics graphs
 IDD vs freq33
 IOH vs VOH35
 IOL vs VOL35
 IPD vs VDD Watchdog Timer Enabled31
 RC osc freq vs temp30
 RC osc freq vs VDD30,31
 Transconductance of HS osc vs VDD34
 Transconductance of LP osc vs VDD34
 Transconductance of XT osc vs VDD34
 VIH, VIL of MCLR, RTCC and OSC1 vs VDD32
 VTH of I/O pins vs VDD32
 VTH of OSC1 Input in XT, HS and LP Modes
 vs VDD32
 WDT period vs VDD34
 UV Erasable devices5
 W register13
 WDT17



PIC16CR54

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



EPROM-Based 8-Bit CMOS Microcontroller

FEATURES

Compatibility

- Pin and software compatible with PIC16C54 device

High Performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 512 x 12 on-chip EPROM program memory
- 25 x 8 general purpose registers (SRAM)
- 7 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions


Peripheral Features

- 12 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP

CMOS Technology

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 6.25V
 - Industrial: 2.5V to 6.25V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 3 μ A typical standby current @ 3V, 0°C to 70°C

FIGURE A - PIN CONFIGURATIONS



PIC16C54A

Table of Contents

1.0	General Description	3
1.1	Applications	3
2.0	Architectural Description	3
2.1	Harvard Architecture	3
2.2	Clocking Scheme/Instruction Cycle	3
2.3	Data Register File	4
2.4	Arithmetic/Logic Unit (ALU)	4
2.5	Program Memory	4
3.0	PIC16C54A Series Overview	5
3.1	UV Erasable Devices	5
3.2	One-Time-Programmable (OTP) Devices	5
3.3	Quick-Turnaround-Production (QTP) Devices	5
3.4	Serialized Quick-Turnaround-Production (SQTP) Devices	5
4.0	Operational Register Files	6
4.1	f0 Indirect Data Addressing	6
4.2	f1 Real Time Clock/Counter Register (RTCC)	6
4.2.1	Using RTCC with External Clock	6
4.3	f2 Program Counter	8
4.4	Stack	9
4.5	f3 Status Word Register	10
4.5.1	Carry/Borrow and Digit Carry/Borrow Bits	11
4.5.2	Time Out and Power Down Status Bits (TO, PD)	11
4.6	f4 File Select Register (FSR)	11
5.0	I/O Registers (Ports)	12
5.1	f5 (Port A)	12
5.2	f6 (Port B)	12
5.3	f7	12
5.4	I/O Interfacing	12
5.5	I/O Programming Considerations	13
5.5.1	Bidirectional I/O Ports	13
5.5.2	Successive Operations on I/O Ports	13
6.0	General Purpose Registers	14
7.0	Special Purpose Registers	14
7.1	W Working Register	14
7.2	TRISA I/O Control Register for Port A (f5)	14
7.3	TRISB I/O Control Register for Port B (f6)	14
7.4	OPTION Prescaler/RTCC Option Register	14
8.0	Reset Condition	15
9.0	Prescaler	15
9.1	Switching Prescaler Assignment	16
10.0	Basic Instruction Set Summary	16
11.0	Watchdog Timer (WDT)	18
11.1	WDT Period	18
11.2	WDT Programming Considerations	18
12.0	Oscillator Circuits	18
12.1	Oscillator Types	18
12.2	Crystal Oscillator	18
12.3	RC Oscillator	18
13.0	Oscillator Start-up Timer (OST)	20
13.1	Power On Reset (POR)	20
14.0	Power Down Mode (SLEEP)	22
14.1	Wake-Up	22
15.0	Configuration Fuses	22
15.1	Customer ID Code	22
15.2	Code Protection	23
15.2.1	Verifying a Code-protected Part	23
16.0	Electrical Characteristics	24
16.1	Absolute Maximum Ratings	24
16.3	DC Characteristics: PIC16C54A-04,10, 20 (Com, Ind)	25
16.4	DC Characteristics: PIC16C54A-04 (Com, Ind)	26
16.5	DC Characteristics: PIC16C54A-04,10, 20 (Com, Ind) and PIC16C54A (Com, Ind)	27
16.6	DC Characteristics: PIC16C54A-04,10, 20 (Com, Ind)	28
16.7	Electrical Structure of Pins	30
17.0	Timing Diagrams	30
18.0	DC & AC Characteristics Graphs/Tables	32
19.0	Packaging Diagrams and Dimensions	33
19.1	18-Lead Plastic Dual In-Line (.300 mil)	33
19.2	18-Lead Plastic Surface Mount (.300 mil)	34
19.3	20-Lead Plastic Surface Mount (.209 mil)	35
19.4	Package Marking Information	36
20.0	Development Support	37
20.1	Development Tools	37
20.2	PICMASTER: High Performance Universal In-Circuit Emulator	37
20.3	PRO MASTER™: Universal Programmer	37
20.4	PICSTART™ Programmer	38
20.5	Assembler	38
20.6	Software Simulator	38
20.7	Development Systems	38
Index		39
Connecting to Microchip BBS		39
Sales and Support		40

Table of Figures

2.1.1	PIC16C54A Series Block Diagram	4
2.2.1	Clock/Instruction Cycle	5
4.1.1	RTCC Block Diagram (Simplified)	6
4.2.1	PIC16C54A Data Memory Map	7
4.2.2A	RTCC Timing: INT Clock/No Prescale	8
4.2.2B	RTCC Timing: INT Clock/Prescale 1:2	8
4.2.3	RTCC Timing with External Clock	9
4.3.1	Program Memory Organization	9
4.5.1	Status Word Register f3	10
5.4.1	Equivalent Circuit for a Single I/O Pin	12
5.5.2.1	I/O Port Read/Write Timing	13
7.4.1	OPTION Register	14
9.0.1	Block Diagram RTCC/WDT Prescaler	15
12.2.1	Crystal Operation (or Ceramic Resonator)	19
12.2.2	External Clock Input Operation	19
12.3.1	RC Oscillator (RC type only)	19
13.1.1	External Power on Reset Circuit (For Slow Power-Up)	20
13.1.2	Brown Out Protection Circuit	20
13.1.3	Brown Out Protection Circuit	20
13.1.4	Simplified Power on Reset Block Diagram	21
13.1.5	Using External Reset Input	21
13.1.6	Using On-Chip POR (Fast V _{DD} Rise Time)	21
13.1.7	Using On-Chip POR (Slow V _{DD} Rise Time)	22
16.7.1	Electrical Structure of I/O Pins (RA, RB)	30
16.7.2	Electrical Structure of MCLR and RTCC Pins	30
17.0.1	RTCC Timing	30
17.0.2	Oscillator Start-up Timing (PIC16C54ARC)	30
17.0.3	Input/Output Timing for I/O Ports	31
20.2	PICMASTER System Configuration	37

Table of Tables

1.0.1	Overview of PIC16C54A Device	3
2.1.1	Pin Functions	4
4.3.1	Program Counter Stack Width	8
4.5.2.1	Events Affecting PD/TO Status Bits	11
4.5.2.2	PD/TO Status After Reset	11
10.0.1	Instruction Set Summary	17
12.2.1	Capacitor Selection for Ceramic Resonators	19
12.2.2	Capacitor Selection for Crystal Oscillator	19
16.2	Pin Descriptions	24

1.0 GENERAL DESCRIPTION

The PIC16C54A from Microchip Technology is a new member of the PIC16C5X family of low cost, high performance, 8-bit, fully static, EPROM based CMOS microcontrollers. This device is pin and software compatible with the PIC16C54. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except for program branches which take two cycles. The PIC16C54A delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C54A is equipped with special microcontroller like features that reduce system cost and power requirements. The power on reset and oscillator start up timer eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliability.

The UV-erasable cerdip-packaged versions are ideal for code development while the cost-effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontroller while benefiting from the OTP flexibility.

The PIC16C54A is supported by an assembler, a software simulator, an in-circuit emulator and a production quality programmer. All the tools are supported by IBM PC and compatible machines.

1.1 Applications

The PIC16C54A device fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecom processors. The EPROM technology makes customization of application

programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility make the PIC16C54A very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

2.0 ARCHITECTURAL DESCRIPTION

2.1 Harvard Architecture

The PIC16C54A single-chip microcomputer is a low-power, high-speed, full static CMOS devices containing EPROM, RAM, I/O, and a central processing unit on a single chip.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide while the program bus and program memory (EPROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16C54A is given in Figure 2.1.1.

2.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.

TABLE 1.0.1 - OVERVIEW OF PIC16C54A DEVICE

Part #	EPROM	RAM*	I/O	Package Options
PIC16C54A	512 x 12	32 x 8	12	18L windowed CERDIP, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
* Including special function registers.				

PIC16C54A

FIGURE 2.1.1 - PIC16C54A SERIES BLOCK DIAGRAM




TABLE 2.1.1 - PIN FUNCTIONS

Name	Function
RA0 - RA3	I/O PORT A
RB0 - RB7	I/O PORT B
RTCC	Real Time Clock/Counter
MCLR	Master Clear
OSC1	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
VDD	Power supply
VSS	Ground
N/C	No (internal) Connection

2.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of 32 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM are directly addressable while a "banking" scheme, with banks of 16 bytes each, is employed to address larger data memories (Figure 4.2.1). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.

2.4 Arithmetic/Logic Unit (ALU)


The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.5 Program Memory

512 words of 12-bit wide on-chip program memory (EPROM) can be directly addressed.

Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



2

modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 PIC16C54A SERIES OVERVIEW

A wide variety of EPROM and RAM sizes, number of I/O pins, oscillator types, frequency ranges, and packaging options is available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C54A Product Identification System" on the back page of this data sheet to specify the correct part number.

3.1 UV Erasable Devices

These devices are optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", "HS" or "LP". An erased device is configured as "RC" type by default. Depending on the selected oscillator type and frequency, the operating supply voltage must be within the same range as a OTP/QTP part would be specified for.

3.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption).

The program EPROM is erased, allowing the user to write the application code into it. In addition, the watchdog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The sixteen special EPROM bits for ID code storage are also user programmable.

3.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

3.4 Serialized-Quick-Turnaround-Production (SQTP) Devices

Microchip offers the unique programming service where few locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

4.0 OPERATIONAL REGISTER FILES

4.1 f0 Indirect Data Addressing

This is not a physically implemented register. Addressing f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as an indirect address pointer. For example, in the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

If f0 itself is read through indirect addressing (i.e. FSR = 0h), then 00h is read. If f0 is written to via indirect addressing, the result will be a NOP.

4.2 f1 Real Time Clock/Counter Register (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 4.1.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See section 7.4 for details. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) deter-

mines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.

RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to Vdd or Vss, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF f1, CLRF f1). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF f1, W instruction is recommended. Timing diagrams in Figure 4.2.2 show RTCC read, write and increment timing.

4.2.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 4.1.1, the synchronization is done

FIGURE 4.1.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)





FIGURE 4.2.1 - PIC16C54A DATA MEMORY MAP



PIC16C54A

after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 t_{osc} and low for at least 2 t_{osc} where t_{osc} = oscillator time period.

When no prescaler is used, PSOUT (Prescaler output, see Figure 4.1.1) is the same as RTCC clock input and therefore the requirements are:

$$TRTH = RTCC \text{ high time} \geq 2t_{osc} + 20 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 2t_{osc} + 20 \text{ ns}$$

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: $PSOUT \text{ high time} = PSOUT \text{ low time} = \frac{N \cdot TRT}{2}$
 where $TRT = RTCC \text{ input period}$ and $N = \text{prescale value}$ (2, 4, ..., 256). The requirement is, therefore $\frac{N \cdot TRT}{2} \geq 2 t_{osc} + 20 \text{ ns}$, or $TRT \geq \frac{4 t_{osc} + 40 \text{ ns}}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$TRT = RTCC \text{ period} \geq (4 t_{osc} + 40 \text{ ns})/N$$

$$TRTH = RTCC \text{ high time} \geq 10 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 10 \text{ ns}$$

Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 4.2.3, the reader can see that this delay is between 3 t_{osc} and 7 t_{osc} . Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within $\pm 4 t_{osc}$ ($\pm 200 \text{ ns}$ @ 20 MHz).

4.3 f2 Program Counter

The program counter generates the addresses for on-chip ROM containing the program instruction words (Figure 4.3.1).

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

- "GOTO" instructions allow the direct loading of the lower 9 program counter bits (PC <8:0>).
- "CALL" instructions load the lower 8-bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack.
- "RETLW" instructions load the program counter with the top of stack contents.
- If PC is the destination in any instruction (e.g. MOVWF 2, ADDWF 2, or BSF 2,5) then the computed 8-bit result will be loaded into the low 8-bits of program counter. The ninth bit of PC will be cleared.

FIGURE 4.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE




FIGURE 4.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2






FIGURE 4.2.3 - RTCC TIMING WITH EXTERNAL CLOCK



2

FIGURE 4.3.1 - PROGRAM MEMORY ORGANIZATION



4.4 Stack

The PIC16C54A series employs a two level hardware push/pop stack (Figure 4.3.1).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than 2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2.

PIC16C54A

4.5 f3 Status Word Register

This register contains the arithmetic status of the ALU, the RESET status.


The status register (f3) can be destination for any instruction like any other register. However, the status bits are set after the following write. Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will clear

all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Table 10.0.1).

FIGURE 4.5.1 - STATUS WORD REGISTER f3



**4.5.1 CARRY/BORROW AND DIGIT CARRY/
BORROW BITS:**

The Carry bit (C) is a carry out in addition operation (ADDWF) and a borrow out in subtract operation (SUBWF).

It is also affected by RRF and RLF instructions. The following examples explain carry/borrow bit operation:

```

; SUBWF Example #1
;
clrf 0x20 ; f(20h)=0
movlw 1 ; wreg=1
subwf 0x20 ; f(20h)=f(20h)-wreg=0-1=FFh
           ; Carry=0: Result is negative
;
; SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ; f(20h)=FFh
clrw ; wreg=0
subwf 0x20 ; f(20h)=f(20h)-wreg=FFh-0=FFh
           ; Carry=1: Result is positive
;
    
```

The digit carry operates in the same way as the carry bit, i.e. it is a borrow in subtract operation.

**4.5.2 TIME OUT AND POWER DOWN STATUS
BITS (TO, PD)**

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 4.5.2.1.

**TABLE 4.5.2.1 - EVENTS AFFECTING PD/
TO STATUS BITS**

Event	TO	PD	Remarks
Power-up	1	1	No effect on PD
WDT Timeout	0	X	
SLEEP instruction	1	0	
CLRWDI instruction	1	1	

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 4.5.2.2 reflects the status of PD and TO after the corresponding event.

**TABLE 4.5.2.2 - PD/TO STATUS AFTER
RESET**

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
1	0	MCLR wake-up from SLEEP
1	1	Power-up
U	U	= Low pulse on MCLR input

Note: The PD and TO bit maintain their status (U) until an event of Table 4.5.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

4.6 f4 File Select Register (FSR)

PIC16C54A

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.

PIC16C54A

5.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

5.1 f5 (Port A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are unimplemented and read as "zeros."

5.2 f6 (Port B)

8-bit I/O register.


5.3 f7

In PIC16C54A, file register f7 is a general purpose register.

5.4 I/O Interfacing

The equivalent circuit for an I/O port bit is shown in Figure 5.4.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be set to zero. For use as an input, the corresponding TRIS bit 5.5 I/O Programming Considerations must be "one". Any I/O pin can be programmed individually as input or output.

FIGURE 5.4.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



5.5 I/O Programming Considerations

5.5.1 BIDIRECTIONAL I/O PORTS


Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 5.5.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 5.5.2.1 - I/O PORT READ/WRITE TIMING



PIC16C54A

6.0 GENERAL PURPOSE REGISTERS

f07h - f1Fh: are general purpose register files.

7.0 SPECIAL PURPOSE REGISTERS

7.1 W Working Register

Holds second operand in two operand instructions and/or supports the internal data transfer.

7.2 TRISA I/O Control Register For Port A (f5)

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

7.3 TRISB I/O Control Register For Port B (f6)

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction.

A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5 or f6, respectively, out on the selected I/O pins.


These registers are "write-only" and are set to all "ones" upon a RESET condition.

7.4 OPTION Prescaler/RTCC Option Register

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide.

By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."

FIGURE 7.4.1 - OPTION REGISTER



8.0 RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog timer timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as MCLR input is sensed to be high. This implies that in case of power on reset with MCLR tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since MCLR is high). In case of MCLR reset, the OST will start when MCLR goes high. The nominal OST time-out period is 18 ms. See section 13.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC16C54A is defined as :


- The oscillator is running, or will be started (power-up or wake-up from SLEEP).
- All I/O port pins (RA0 - RA3, RB0 - RB7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones" (1FFh).
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a "low" level.

9.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 9.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio. When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer.

FIGURE 9.0.1 - BLOCK DIAGRAM RTCC/WDT PRESCALER



9.1 Switching Prescaler Assignment

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

1. `MOVLW B'xx0x0xxx'` ; Select internal clock and select new
2. `OPTION` ; prescaler value. If new prescale value
; is = '000' or '001', then select any other
; prescale value temporarily.
3. `CLRF 1` ; Clear RTCC and prescaler.
4. `MOVLW B'xxxx1xxx'` ; Select WDT, do not change prescale
; value.
5. `OPTION` ;
6. `CLRWDW` ; Clears WDT and prescaler.
7. `MOVLW B'xxxx1xxx'` ; Select new prescale value.
8. `OPTION` ;

Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. `CLRWDW` ; Clear WDT and prescaler
2. `MOVLW B'xxxx0xxx'` ; Select RTCC, new prescale value
; and clock source
3. `OPTION` ;

Notes to Table 10.0.1

- Note 1: The 9th bit of the program counter will be forced to a "zero" by any instruction that writes to the PC (f2) except for GOTO (e.g. CALL, MOVWF 2 etc.). See section 4.3 on page 8 for details.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.
- Note 3: The instruction "TRIS f", where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

10.0 BASIC INSTRUCTION SET SUMMARY

Each instruction is a 12-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The instruction set summary in Table 10.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 file registers is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

TABLE 10.0.1 - INSTRUCTION SET SUMMARY

BYTE -ORIENTED FILE REGISTER OPERATIONS						(11-6)	(5)	(4 - 0)
						OPCODE	d	f(FILE #)
						d = 0 for destination W d = 1 for destination f		
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0001 11df ffff 1Cf	Add W and f	ADDWF f, d	W + f → d	C,DC,Z	1,2,4			
0001 01df ffff 14f	AND W and f	ANDWF f, d	W & f → d	Z	2,4			
0000 011f ffff 06f	Clear f	CLRF f	0 → f	Z	4			
0000 0100 0000 040	Clear W	CLRW -	0 → W	Z				
0010 01df ffff 24f	Complement f	COMF f, d	\bar{f} → d	Z	2,4			
0000 11df ffff 0Cf	Decrement f	DECf f, d	f - 1 → d	Z	2,4			
0010 11df ffff 2Cf	Decrement f, Skip if Zero	DECFSZ f, d	f - 1 → d, skip if zero	None	2,4			
0010 10df ffff 28f	Increment f	INCF f, d	f + 1 → d	Z	2,4			
0011 11df ffff 3Cf	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	2,4			
0001 00df ffff 10f	Inclusive OR W and f	IORWF f, d	W v f → d	Z	2,4			
0010 00df ffff 20f	Move f	MOVF f, d	f → d	Z	2,4			
0000 001f ffff 02f	Move W to f	MOVWF f	W → f	None	1,4			
0000 0000 0000 000	No Operation	NOP -	-	None				
0011 01df ffff 34f	Rotate left f	RLF f, d	f(n) → d(n+1), C → d(0), f(7) → C	C	2,4			
0011 00df ffff 30f	Rotate right f	RRF f, d	f(n) → d(n-1), C → d(7), f(0) → C	C	2,4			
0000 10df ffff 08f	Subtract W from f	SUBWF f, d	f - W → d [f + \bar{W} + 1 → d]	C,DC,Z	1,2,4			
0011 10df ffff 38f	Swap halves f	SWAPF f, d	f(0-3) ↔ f(4-7) → d	None	2,4			
0001 10df ffff 18f	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	2,4			
BIT- ORIENTED FILE REGISTER OPERATIONS						(11-8)	(7-5)	(4 - 0)
						OPCODE	b(BIT #)	f(FILE #)
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0100 bbbf ffff 4bf	Bit Clear f	BCF f, b	0 → f(b)	None	2,4			
0101 bbbf ffff 5bf	Bit Set f	BSF f, b	1 → f(b)	None	2,4			
0110 bbbf ffff 6bf	Bit Test f, Skip if Clear	BTfSC f, b	Test bit (b) in file (f): Skip if clear	None				
0111 bbbf ffff 7bf	Bit Test f, Skip if Set	BTfSS f, b	Test bit (b) in file (f): Skip if set	None				
LITERAL AND CONTROL OPERATIONS						(11-8)	(7 - 0)	
						OPCODE	k (LITERAL)	
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
1110 kkkk kkkk Ekk	AND Literal and W	ANDLW k	k & W → W	Z				
1001 kkkk kkkk 9kk	Call subroutine	CALL k	PC + 1 → Stack, k → PC	None	1			
0000 0000 0100 004	Clear Watchdog timer	CLRWDt -	0 → WDT (and prescaler, if assigned)	TO, PD				
101k kkkk kkkk Akk	Go To address (k is 9 bit)	GOTO k	k → PC (9 bits)	None				
1101 kkkk kkkk Dkk	Incl. OR Literal and W	IORLW k	k v W → W	Z				
1100 kkkk kkkk Ckk	Move Literal to W	MOVLW k	k → W	None				
0000 0000 0010 002	Load OPTION register	OPTION -	W → OPTION register	None				
1000 kkkk kkkk 8kk	Return, place Literal in W	RETLW k	k → W, Stack → PC	None				
0000 0000 0011 003	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD				
0000 0000 0fff 00f	Tristate port f	TRIS f	W → I/O control register f	None	3			
1111 kkkk kkkk Fkk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z				

Notes: See previous page



11.0 WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into an EPROM fuse which is not part of the normal program memory EPROM.

11.1 WDT Period

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler count, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please refer to the graphs in section 18.0 and DC specs for more details.

11.2 WDT Programming Considerations

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

12.0 OSCILLATOR CIRCUITS

12.1 Oscillator Types

The PIC16C54A series is available with 4 different oscillator options. On windowed devices, a particular

oscillator circuit can be selected by programming the configuration EPROM accordingly.

On OTP and QTP devices, the oscillator configuration is programmed by the factory and the parts are tested only to the according specifications.

12.2 Crystal Oscillator

The PIC16C54A crystal options (-XT, -HS, or LP) need a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 12.2.1). XT = Standard crystal oscillator, HS = High speed crystal oscillator. The series resistor RS may be required for the "HS" oscillator, especially at lower than 20 MHz oscillation frequency. It may also be required in XT mode with AT strip-cut type crystals to avoid overdriving.

12.3 RC Oscillator

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 12.3.1 shows how the R/C combination is connected to the PIC16C54A. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See table in section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

FIGURE 12.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP TYPES ONLY)




TABLE 12.2.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	TBD
	2.0 MHz	TBD
	4.0 MHz	TBD
HS	8.0 MHz	TBD

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 12.2.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP TYPES ONLY)




TABLE 12.2.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	TBD	TBD
XT	100 KHz	TBD	TBD
	200 KHz	TBD	TBD
	455 KHz	TBD	TBD
	1 MHz	TBD	TBD
	2 MHz	TBD	TBD
HS	4 MHz	TBD	TBD
	8 MHz	TBD	TBD
	20 MHz	TBD	TBD

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 12.3.1 - RC OSCILLATOR (RC TYPE ONLY)




FIGURE 13.1.1 - EXTERNAL POWER ON RESET CIRCUIT ON RESET CIRCUIT (FOR SLOW POWER-UP)




FIGURE 13.1.2 - BROWN OUT PROTECTION CIRCUIT





FIGURE 13.1.3 - BROWN OUT PROTECTION CIRCUIT



13.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is particularly important for applications using the WDT to awake the PIC16C54A from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize.


13.1 Power On Reset (POR)

The PIC16C54A incorporates an on chip Power On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to VDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 13.1.4. The power on reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see Figure 13.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset-latch and thus end the on-chip reset signal.

Figures 13.1.5 and 13.1.6 are two power-up situations with relatively fast rise time on VDD. In Figure 13.1.5, VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset tOST ms after MCLR goes high. In Figure 13.1.6, the on chip power-on reset feature is being utilized (MCLR and VDD are tied together). The VDD is stable before the startup timer times out and there is no problem in getting a proper reset. Figure 13.1.7 depicts a potentially problematic situation where VDD rises too slowly. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is therefore not guaranteed to function correctly.

To summarize, the on chip power-on reset is guaranteed to work if the rate of rise of VDD is no slower than 0.05 V/ms. It is also necessary that the VDD starts from 0V. The on chip power on reset is also not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize. For such situations, we recommend that external RC circuits are used for longer power on reset.

FIGURE 13.1.4 - SIMPLIFIED POWER ON RESET BLOCK DIAGRAM



2

FIGURE 13.1.5 - USING EXTERNAL RESET INPUT






FIGURE 13.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)



PIC16C54A

FIGURE 13.1.7 - USING ON-CHIP POR (SLOW V_{DD} RISE TIME)



14.0 POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD}, or V_{SS}, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at V_{DD} or V_{SS} for lowest current consumption.

The MCLR pin must be at VIHMC.

14.1 Wake-Up

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the MCLR pin. In both cases the 16C54A will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on MCLR or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on, but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 4.5.2.2). The TO bit in the Status register can be used to determine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out.

NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the 16C54A will be in RESET only for the oscillator start-up timer period.

15.0 CONFIGURATION FUSES

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type, one is the watchdog timer enable fuse, and one is the code protection fuse.

15.1 Customer ID Code

The PIC16C54A series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution.

15.2 Code Protection

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

When code protected, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 040h and above are protected against programming.

It is still possible to program locations 000h - 03Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

15.2.1 VERIFYING A CODE-PROTECTED PART

When code protected verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected 16C54A against this file.

16.0 ELECTRICAL CHARACTERISTICS

16.1 Absolute Maximum Ratings*

Ambient temperature under bias	-55°C to +125°C
Storage Temperature	- 65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	-0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14 V
Total power Dissipation (Note 1)	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	50 mA
Max. Current into an input pin	±500 µA
Max. Output Current sunked by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (Port A, B, or C)	40 mA
Max. Output Current sunked by a single I/O port (Port A, B, or C)	50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{oh}\} + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

2. Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

TABLE 16.2 - PIN DESCRIPTIONS

Name	Function	Description
RA0 - RA3 RB0 - RB7 RTCC	I/O PORT A I/O PORT B Real Time Clock/Counter	4 input/output lines. 8 input/output lines. Schmitt Trigger Input. Clock input to RTCC register. Must be tied to Vss or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption.
MCLR	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition for the PIC16C54A microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XT", "HS" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.
VDD	Power supply	
VSS	Ground	
N/C	No (internal) Connection	

16.3 DC CHARACTERISTICS: PIC16C54A-04 (COMMERCIAL, INDUSTRIAL) PIC16C54A-10 (COMMERCIAL, INDUSTRIAL) PIC16C54A-20 (COMMERCIAL, INDUSTRIAL)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions					
		Operating temperature -40°C ≤ TA ≤ +125°C for automotive, -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial					
Characteristic	Sym	Min	Typ*	Max	Units	Conditions	
Supply Voltage	VDD	3.0		6.25	V	XT, RC and LP options HS option	
		4.5		5.5	V		
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode	
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power on reset	
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/μs	See section 13.1 for details on power on reset	
Supply Current (Note 2)	IDD		1.8	3.3	mA	XT and RC options Fosc = 4 MHz, VDD = 5.5V	
			4.8	10	mA	HS option Fosc = 10 MHz, VDD = 5.5V	
			9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V	
			15	32	μA	LP option, Commercial Fosc = 32 KHz, VDD = 3.0V, WDT disabled	
			19	40	μA	LP option, Industrial Fosc = 32 KHz, VDD = 3.0V, WDT disabled	
Power Down Current (Note 4)	IPD		4	12	μA	VDD = 3.0V, Commercial	
		WDT enabled		5	14	μA	VDD = 3.0V, Industrial
		WDT disabled		0.6	9	μA	VDD = 3.0V, Commercial
				0.8	12	μA	VDD = 3.0V, Industrial

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.



PIC16C54A

16.4 DC CHARACTERISTICS: PIC16LC54A-04 (COMMERCIAL, INDUSTRIAL)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions Operating temperature				
		$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
Characteristic	Sym	Min	Typ *	Max	Units	Conditions
Supply Voltage	VDD	2.5 4.5		6.25 5.5	V V	XT, RC and LP options HS option
RAM Data Retention Voltage (Note 3)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 13.1 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)	IDD		1.8 4.8 15 19	3.3 10 32 40	nA mA μA μA	XT and RC options Fosc = 4 MHz, VDD = 5.5V HS option Fosc = 4 MHz, VDD = 5.5V LP option, Commercial Fosc = 32 KHz, VDD = 2.5V, WDT disabled LP option, Industrial Fosc = 32 KHz, VDD = 2.5V, WDT disabled
Power Down Current (Note 4)	IPD		4 5 0.6 0.8	12 14 9 12	μA μA μA μA	VDD = 2.5V, Commercial VDD = 2.5V, Industrial VDD = 2.5V, Commercial VDD = 2.5V, Industrial
WDT enabled						
WDT disabled						

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.

16.5 DC CHARACTERISTICS: PIC16C54A-04 (COMMERCIAL, INDUSTRIAL)
PIC16LC54A-04 (COMMERCIAL, INDUSTRIAL)
PIC16C54A-10 (COMMERCIAL, INDUSTRIAL)
PIC16C54A-20 (COMMERCIAL, INDUSTRIAL)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V _{IL}	V _{SS} V _{SS} V _{SS} V _{SS}		0.2 V _{DD} 0.15 V _{DD} 0.15 V _{DD} 0.15 V _{DD}	V V V V	Pin at hi-impedance RC option only (Note 5) XT, HS and LP options
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V _{IH}	0.45 V _{DD} 2.0 0.36 V _{DD} 0.85 V _{DD} 0.85 V _{DD} 0.85 V _{DD} 0.7 V _{DD}		V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD}	V V V V V V V	For all V _{DD} (Note 6) 4.0 V < V _{DD} ≤ 5.5 V (Note 6) V _{DD} > 5.5 V RC option only (Note 5) XT, HS and LP options
Input Leakage Current (Note 4) I/O ports MCLR MCLR RTCC OSC1	I _{IL}	-1 -5 0.5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μA μA μA μA μA	For V_{DD} ≤ 5.5V V _{SS} ≤ V _{PI} ≤ V _{DD} , Pin at hi-impedance V _{PI} = V _{SS} + 0.25V (Note 3) V _{PI} = V _{DD} (Note 3) V _{SS} ≤ V _{PI} ≤ V _{DD} XT, HS and LP options
Output Low Voltage I/O Ports OSC2/CLKOUT (RC option only)	V _{OL}			0.6 0.6	V V	I _{OL} = 8.7 mA, V _{DD} = 4.5V I _{OL} = 1.6 mA, V _{DD} = 4.5V
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (RC option only)	V _{OH}	V _{DD} -0.7 V _{DD} -0.7			V V	I _{OH} = -5.4 mA, V _{DD} = 4.5V I _{OH} = -1.0 mA, V _{DD} = 4.5V

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 °C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: In RC oscillator mode, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C54A be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.



PIC16C54A

16.6 AC CHARACTERISTICS: PIC16C54A-04 (COMMERCIAL, INDUSTRIAL) PIC16C54A-10 (COMMERCIAL, INDUSTRIAL) PIC16C54A-20 (COMMERCIAL, INDUSTRIAL)

AC CHARACTERISTICS		Standard Operating Conditions				
		Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
External CLOCKIN Frequency (Note 2)	Fosc	DC		4	MHz	RC mode
		DC		4	MHz	XT mode
		DC		20	MHz	HS mode (Com/Ind) (Note 5)
		DC		40	KHz	LP mode
Oscillator Frequency (Note 2)	Fosc	DC		4	MHz	RC mode
		0.1		4	MHz	XT mode
		4		20	MHz	HS mode (Com/Ind) (Note 5)
		DC		40	KHz	LP mode
Instruction Cycle Time (Note 2)	TCY	1.0		DC	μs	RC mode
		1.0	1/Fosc	DC	μs	XT mode
		0.2		DC	μs	HS mode (Note 5)
		100		DC	μs	LP mode
External Clock in Timing (Note 4) Clock in (OSC1) High or Low Time XT oscillator type LP oscillator type HS oscillator type Clock in (OSC1) Rise or Fall Time XT oscillator type LP oscillator type HS oscillator type	TCKHLXT	50*			ns	
	TCKHLLP	2*			μs	
	TCKHLHS	20*			ns	
	TCKRFXT	25*			ns	
	TCKRFLP	50*			ns	
	TCKRFHS	25*			ns	
RESET Timing MCLR Pulse Width (low)	TMCL	100*			ns	
RTCC Input Timing, No Prescaler RTCC High Pulse Width RTCC Low Pulse Width	TRTH	0.5 TCY + 20*			ns	Note 3
	TRTL	0.5 TCY + 20*			ns	Note 3
RTCC Input Timing, With Prescaler RTCC High Pulse Width RTCC Low Pulse Width RTCC Period	TRTH	10*			ns	Note 3
	TRTL	10*			ns	Note 3
	TRTP	$\frac{TCY + 4C}{N}$ *			ns	Note 3. Where N = prescale value (2, 4, ..., 256)
Watchdog Timer Timeout Period (No Prescaler)	TWDT	9*	18*	30*	ms	VDD = 5.0V
Oscillation Start-up Timer Period	TOST	9*	18*	30*	ms	VDD = 5.0V
I/O Timing I/O Pin Input Valid Before CLKOUT↑ (RC Mode) I/O Pin Input Hold After CLKOUT↑ (RC Mode) I/O Pin Output Valid After CLKOUT↓ (RC Mode)	TDS	0.25 TCY + 30*			ns	
	TDH	0*			ns	
	TPD			40*	ns	

* Guaranteed by characterization, but not tested.

(Cont. on next page)

**16.6 AC CHARACTERISTICS: PIC16C54A-04 (COMMERCIAL, INDUSTRIAL)
 (Cont.) PIC16C54A-10 (COMMERCIAL, INDUSTRIAL)
 PIC16C54A-20 (COMMERCIAL, INDUSTRIAL)**

AC CHARACTERISTICS						
Standard Operating Conditions Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
I/O Timing (cont.)						
I/O pin input valid before OSC \uparrow (I/O setup time)	TioV2osH	TBD			ns	
OSC1 \uparrow to I/O pin input invalid (I/O hold time)	TosH2ioL	TBD			ns	
OSC1 \uparrow to I/O pin output valid	TosH2ioV			TBD	ns	
I/O pin output rise time	TioR			TBD	ns	
I/O pin output fall time	TioF			TBD	ns	
Capacitive Loading Specs on Output Pins						
OSC2 pin	Cosc2			15	pF	In XT, HS or LP modes when external clock is used to drive OSC1
All I/O pins	Cio			50	pF	

* Guaranteed by characterization, but not tested.

Note 1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2. Instruction cycle period (Tcy) equals four times the input oscillator time base period.

All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Note 3. For a detailed explanation of RTCC input clock requirements see section 4.2.1.

Note 4. Clock-in high-time is the duration for which clock input is at VIHOSC or higher.

Clock-in low-time is the duration for which clock input is at VILOSC or lower.

Note 5. This HS specification is only for the -20 device. The -10 device has a maximum of 10 MHz and the -04 device has a maximum of 4 MHz.



PIC16C54A

16.7 Electrical Structure of Pins

FIGURE 16.7.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB)





FIGURE 16.7.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



Notes to figures 16.7.1 and 16.7.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). Rin is a small resistance to further protect the input buffer from ESD.

17.0 TIMING DIAGRAMS

FIGURE 17.0.1 - RTCC TIMING




FIGURE 17.0.2 - OSCILLATOR START-UP TIMING (PIC16C54ARC)





FIGURE 17.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS




2

18.0 DC & AC CHARACTERISTICS GRAPHS/TABLES - NOT AVAILABLE AT THIS TIME

19.0 PACKAGING DIAGRAMS AND DIMENSIONS

19.1 18-LEAD PLASTIC DUAL IN-LINE (300 mil)




2

Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

PIC16C54A

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)


19.2 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	-	0.1016		-	0.004	

PACKAGE OUTLINES (CONT.)

19.3 20-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)



2

Package Group: Plastic SSOP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A ₁	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	7.07	7.33		0.278	0.289	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.0256	0.0256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	20	20		20	20	
CP	-	0.1016		-	0.004	


Symbol List for Shrink Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
- Controlling parameter: mm.
 - All packages are gull wing lead form.
 - "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
 - The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
 - Terminal numbers are shown for reference.


PIC16C54A

19.4 PACKAGE MARKING INFORMATION


18L PDIP




Example




18L SOIC




Example




18L Cerdip




Example



20L SSOP



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

20.0 DEVELOPMENT SUPPORT

20.1 Development Tools

The PIC16C5X and PIC16CXX microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MASTER™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- Assembler
- Software Simulator

20.2 PICMASTER™: High Performance Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows™ 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.X environment was chosen to best make these features available to you, the end user.

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC Host Emulation Control Software

The Windows 3.X System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.


Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

20.3 PRO MASTER™: Universal Programmer

The PRO MASTER Universal Programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

FIGURE 20.2 - PICMASTER SYSTEM CONFIGURATION



In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. PRO MASTER supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

20.4 PICSTART™ Programmer

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS232) ports. A PC based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based.

20.5 Assembler

The Assembler is a PC hosted software development tool supporting the PIC16C5X and PIC16CXX series microcontrollers. It offers a full featured Macro and Conditional assembly capability. It can also generate various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

20.6 Software Simulator

The Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16C5X and PIC16CXX series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. Two forms of symbolic debugging are available: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

20.7 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed below:

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator with your choice of Target Probe, PRO MASTER Programmer, Assembler, Software Simulator and Samples.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples

Index

Absolute maximum ratings	24
AC characteristics (04,10,20) COM/IND	28,29
Block diagrams:	
Chip	4
I/O Pin	12
Power On Reset	21
RTCC (Simplified)	6
RTCC & WDT	15
Brown-out protection circuit	20
Code protection	23
Configuration fuses	22
Data memory map	7
DC characteristics (04,10,20) COM/IND	25-27
Development tools	37
External power on reset circuit	20
Features overview	1
File register descriptions	
f0	6
f1	6
f2	8
f3	10
f4	11
I/O ports	12,13
ID locations	22
Indirect addressing	6
Instruction set	17
OPTION register	14
Oscillator	18-20
Oscillator Start-up Timer	20
OTP devices	5
Package information	33-36
Page select (Program memory)	9
PD bit	10,11
Pin-out information	1,24
Power Down mode (SLEEP)	22
Power On Reset	20-22
Prescaler (RTCC/WDT)	15,16
Program Counter	8,9
Program memory map	9
Programming information	38
QTP devices	5
Real Time Clock/Counter (RTCC)	8,9,15,16
RESET	15
SLEEP	22
Stack	9
Status register	10
Timing diagrams	
I/O pin	13,31
Oscillator Start-up timing	30
Power On Reset	21,22
RTCC timing	8,9,30
TO bit	11
TRIS registers	14
UV Erasable devices	5
W register	14
WDT	18

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see last page of Data Sheet for listing)
2. The Microchip Corporate Literature Center
U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local Compuserve number (Compuserve membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the Compuserve communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use Compuserve membership services, therefore **you do not need Compuserve membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local Compuserve agent for details if you have a problem. Compuserve services allows multiple users at baud rates up to 9600.

To connect:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal Compuserve setting which is 7E1.
2. Dial your local Compuserve phone number.
3. Type **<ENTER>** and a garbage string will appear because Compuserve is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name:` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find Compuserve's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local Compuserve number. After the system responds with `Host Name:`, type **NETWORK<ENTER>** and follow Compuserve's directions.

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated in the U.S.

PICMASTER, PRO MASTER, and PICSTART are trademarks of Microchip Technology Incorporated.


IBM PC is a trademark of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

PIC16C54A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





Microchip

PIC16CR57A

ROM-Based 8-Bit CMOS Microcontroller

FEATURES

Compatibility

- Pin and software compatible with PIC16C57

High Performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 2048 x 12 on-chip mask ROM program memory
- 72 x 8 general purpose registers (SRAM)
- 8 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions


Peripheral Features

- 20 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Mask ROM fuse for code-protection
- Power saving SLEEP mode
- Mask ROM fuse selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP

CMOS Technology

- Low power, high speed CMOS technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 6.25V
 - Industrial: 2.5V to 6.25V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 3 μ A typical standby current @ 3V, 0°C to 70°C

FIGURE A - PIN CONFIGURATIONS



2

PIC16CR57A

GENERAL DESCRIPTION

The PIC16CR57A from Microchip Technology is a new member of the family of low cost, high performance, 8-bit, fully static, ROM based CMOS microcontrollers. This device is pin and software compatible with the PIC16C57. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except for program branches which take two cycles. The PIC16CR57A delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16CR57A is equipped with special microcontroller like features that reduce system cost and power requirements. The power on reset and oscillator start up timer eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliability.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM)

are 8-bits wide while the program bus and program memory (ROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16CR57A is given in Figure 1.

The PIC16CR57A is supported by an assembler, a software simulator, an in-circuit emulator and a production quality programmer. All the tools are supported by IBM PC and compatible machines.

Applications

The PIC16CR57A device fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecom processors. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility make the PIC16CR57A very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

FIGURE 1 - PIC16CR57A SERIES BLOCK DIAGRAM




TABLE 1 - OVERVIEW OF PIC16CR57A DEVICE

Part #	ROM	RAM*	I/O	Package Options
PIC16CR57A	2048 x 12	72 x 8	20	28L PDIP (300 mil and 600 mil wide), 28L SOIC (300 mil), 28L SSOP
* Including special function registers.				


TABLE 2 - PIN DESCRIPTIONS

Name	Function	Observation
RA0 - RA3	I/O PORT A	4 input/output lines. TTL input buffers.
RB0 - RB7	I/O PORT B	8 input/output lines. TTL input buffers.
RC0 - RC7	I/O PORT C	8 input/output lines. TTL input buffers.
RTCC	Real Time Clock/Counter	Schmitt Trigger Input. Clock input to RTCC register. Must be tied to V _{SS} or V _{DD} if not in use to avoid unintended entering of test modes and to reduce current consumption.
MCLR	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to V _{DD} .
OSC1	Oscillator (input)	"XT", "HS" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT", "HS" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 F _{osc1} is put out on this pin.
V _{DD}	Power supply	
V _{SS}	Ground	
N/C	No (internal) Connection	

PIC16CR57A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



8-Bit CMOS EPROM Microcontroller with A/D Converter

FEATURES

High Performance RISC-like CPU

- Only 35 single word instructions to learn
- All single cycle instructions (250 ns) except for program branches which are two-cycle
- Operating speed: DC - 16 MHz clock input
DC - 250 ns instruction cycle
- 14-bit wide instructions
- 8-bit wide data path
- 1024 x 14 on-chip EPROM program memory
- 36 x 8 general purpose registers (SRAM)
- 15 special function hardware registers
- 8 level deep hardware stack
- Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External INT pin
 - RTCC timer
 - A/D conversion completion
 - PortB-<7:4> interrupt on change


Peripheral features

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- A/D converter module:
 - 4 analog inputs multiplexed into one A/D converter
 - Sample and hold
 - 20 μ s conversion time/channel
 - 8-bit resolution with ± 1 LSB accuracy
 - External reference input, VREF (VREF \leq VDD)
 - Analog input range: VSS to VREF

Special microcontroller features

- Power on reset
- Power up timer
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- User selectable oscillator options:
 - RC oscillator: RC
 - Crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP
- Serial, In-System Programming (ISP) of EPROM program memory using only two pins

FIGURE A - PIN CONFIGURATION



CMOS technology

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 3.0V to 6.0V
 - Industrial: 3.0V to 6.0V
 - Automotive: 3.0V to 6.0V
- Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz (with A/D off)
 - < 1 μ A typical standby current @ 3V

INTRODUCTION

The PIC16C71 is a high performance, low cost, CMOS, fully static EPROM based 8-bit microcontroller with on-chip Analog to Digital converter.

It is the first member of a new and improved family of PIC16CXX microcontrollers (customers familiar with the PIC16C5X products may refer to Appendix A for a list of enhancements).

Its high performance is due to all single word instructions (14-bit wide) that are executed in single cycle (250 ns at 16 MHz clock) except for program-branches which take two cycles (500 ns).

The PIC16C71 has four interrupt sources and an eight level hardware stack.

The peripherals include an 8 bit timer/counter with 8 bit prescaler (effectively a 16 bit timer), 13 bi-directional I/O pins and an 8 bit A/D converter. The high current drive (25 mA max. sink, 20 mA max source) of the I/O pins help reduce external drivers and therefore, system cost.

The A/D converter has four channels, sample and hold, 8 bit resolution with ± 1 LSB accuracy. Conversion time is typically 30 μ s including sampling time.

The PIC16C71 product is supported by an assembler, an in-circuit emulator and a production quality programmer. All the tools are supported on IBM PC and compatible machines.

PIC16C71

FIGURE B - PIC16C71 BLOCK DIAGRAM




Table of Contents

Features	1	3.12.2	RTCC Interrupt	12
Introduction	1	3.12.3	Port RB Interrupt	12
1.0 General Description	4	3.12.4	A/D Interrupt	12
1.1 Upward Compatibility with PIC16C5X	4	3.13	Context Saving During Interrupts	12
1.2 Applications	4	4.0	Instruction Set Summary	13
2.0 PIC16C71 Device Varieties	4	4.1	Instruction Set	14
2.1 UV Erasable Devices	4	4.2	Instruction Description	15
2.2 One-Time-Programmable (OTP) Devices	4	5.0	Special Features of the CPU	20
2.3 Quick-Turnaround-Production (QTP) Devices	4	5.1	Reset	20
2.4 Serialized Quick-Turnaround-Production (SQTP) Devices	4	5.2	Power-on-Reset (POR), Power-up-Timer (PWRT) and Oscillator Start-up Timer	20
3.0 Architectural Overview	5	5.3	Watchdog Timer (WDT)	23
3.1 PIC16C71 Pinout Description	5	5.3.1	WDT Period	23
3.2 Clocking Scheme/Instruction Cycle	6	5.3.2	WDT Programming Considerations	23
3.3 Instruction Flow/Pipelining	6	5.4	Oscillator Configurations	23
3.4 Program Memory Organization	6	5.4.1	Oscillator Types	23
3.5 Program Counter Module	7	5.4.2	Crystal Oscillator	23
3.6 Stack	7	5.4.3	RC Oscillator	25
3.7 Register File Organization	7	5.5	Power Down Mode (SLEEP)	25
3.7.1 Register File Addressing Modes	9	5.5.1	Wake-up from SLEEP	25
3.8 Indirect Addressing Register (f00)	9	5.6	Configuration Fuses	27
3.8.1 RTCC (f01)	9	5.7	ID Locations	27
3.8.2 PCL (f02)	9	5.8	Code Protection	27
3.9 STATUS Register (f03)	9	5.8.1	Verifying a Code-Protected Part	27
3.9.1 Carry/Borrow and Digit Carry/Borrow Bits	9	6.0	Overview of Peripherals	28
3.9.2 Time Out and Power Down Status Bits (TO, PD)	9	6.1	PortA (f05)	28
3.10 Arithmetic and Logic Unit (ALU)	10	6.2	PortB (f06)	29
3.11 W Register	10	6.3	I/O Programming Considerations	31
3.12 Interrupts	11	6.3.1	Bidirectional I/O Ports	31
3.12.1 INT Interrupt	11	6.3.2	Successive Operations on I/O Ports	31
		6.4	Real Time Clock/Counter (RTCC) f(01)	32
		6.4.1	RTCC Interrupt	33

6.4.2	Using RTCC with External Clock	33
6.4.3	Prescaler	34
6.4.3.1	Switching Prescaler Assignment	35
6.5	OPTION Register (81)	36
6.6	A/D Converter	37
6.6.1	A/D Cloning Scheme	38
6.6.2	A/D Operation During SLEEP	38
6.6.3	Analog Input Connection Considerations	39
6.6.4	Sample and Hold (S/H)	40
6.6.5	Transfer Function	40
6.6.6	Summary of A/D Registers	40
7.0	Electrical Characteristics	41
7.1	DC Characteristics	42
7.2	DC Characteristics	43
7.3	DC Characteristics	44
7.4	AC Characteristics	45
7.5	A/D Converter Characteristics	46
7.6	A/D Converter Characteristics	47
7.7	AC Characteristics	48
7.7.1	Electrical Structure of Pins	49
8.0	Timing Diagrams	50
9.0	DC and AC Characteristics Graphs/Tables	51
10.0	Packaging Diagrams and Dimensions	59
10.1	18-Lead Plastic Dual In-Line (.300 mil)	59
10.2	18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)	60
10.3	Package Marking Information	61
11.0	Programming the PIC16C71	62
12.0	Development Support	63
12.1	Development Tools	63
12.2	PICMASTER™: High Performance Universal In Circuit Emulator	63
12.3	PRO MASTER™	63
12.4	PICSTART™ Programmer	64
12.5	Assembler	64
12.6	Software Simulator	64
12.7	Development Systems	64
Appendix A		65
Appendix B		65
Index		66
Connecting to Microchip BBS		67
Sales and Support		68

Table of Figures

A	Pin Configuration	1
B	PIC16C71 Block Diagram	2
3.2.1	Clock/Instruction Cycle	6
3.4.1	Program Memory Map and Stack	6
3.5.1	Loading of PC in Different Situations	7
3.7.1	Register File Map	7
3.7.1.1	Direct/Indirect Addressing	8
3.7.2	Register File Summary (PIC16C71)	8
3.9.1	Status Register	10
3.12.1	Interrupt Logic	12
3.12.1.1	INT Pin Interrupt Timing	11
3.12.2	INTCON Register	12
5.0.1	Simplified Block Diagram of On-Chip Reset Circuit	20
5.2.1	Time-out Sequence on Power-up (MCLR not Tied to V _{DD}): Case 1	22
5.2.2	Time-out Sequence on Power-up (MCLR not Tied to V _{DD}): Case 2	22
5.2.3	Time-out Sequence on Power-up (MCLR Tied to V _{DD})	22
5.2.4	External Power on Reset Circuit	23
5.2.5	Brown Out Protection Circuit 1	23
5.2.6	Brown Out Protection Circuit 2	23
5.4.1	Crystal Operation (or Ceramic Resonator) (HS, XT or LP OSC Configuration)	24
5.4.2	External Clock Input Operation (HS, XT or LP OSC Configuration)	24
5.4.3	RC Oscillator (RC Type Only)	25
5.5.1.1	Wake-up from SLEEP through Interrupt	26
5.6.1	Configuration Word	27
6.1.1	Block Diagram of RA0 - RA3 Pins	28
6.1.2	Block Diagram of RA4 Pin	29
6.2.1	Block Diagram of Port Pins RB<7:4>	29
6.2.2	Block Diagram of Port Pins RB<3:0>	29

6.3.1	Successive I/O Operation	31
6.4.1	RTCC Block Diagram	32
6.4.2	RTCC Timing: INT Clock/No Prescale	32
6.4.3	RTCC Timing: INT Clock/Prescale 1:2	32
6.4.4	RTCC Interrupt Timing	33
6.4.2.1	RTCC Timing with External Clock	34
6.4.3.1	Block Diagram of the RTCC/WDT Prescaler	34
6.5.1	OPTION Register	36
6.6.1	A/D Control and Status Register (ADCON0, ADDRESS 08h)	37
6.6.2	A/D Control Register (ADCON1, Address 88h)	38
6.6.3.1	Analog Input Model	39
6.6.5.1	Transfer Function	40
6.6.6	A/D Conversion Timing Diagram	40
7.7.1	Electrical Structure of I/O Pins (RB)	49
7.7.2	Electrical Structure of I/O Pins (RA)	49
7.7.3	Electrical Structure of MCLR and RTCC Pins	49
8.0.1	RTCC Timing	50
8.0.2	Input/Output Timing for I/O Ports	50
9.0.1	Typical RC Oscillator Frequency vs. Temperature	51
9.0.2	Typical RC Oscillator Frequency vs V _{DD}	51
9.0.3	Typical RC Oscillator Frequency vs V _{DD}	51
9.0.4	Typical RC Oscillator Frequency vs V _{DD}	52
9.0.5	Typical I _{DD} vs V _{DD} Watchdog Disabled 25°C	52
9.0.6	Typical I _{DD} vs V _{DD} Watchdog Enabled 25°C	52
9.0.7	Maximum I _{DD} vs V _{DD} Watchdog Disabled	53
9.0.8	Maximum I _{DD} vs V _{DD} Watchdog Enabled	53
9.0.9	V _{TH} (Input Threshold Voltage) of I/O Pins vs V _{DD}	53
9.0.10	V _{IH} , V _{IL} of MCLR, RTCC and OSC1 (in RC Mode) vs V _{DD}	54
9.0.11	V _{TH} (Input Threshold Voltage) of OSC1 Input (In XT, HS, and LP Modes) vs V _{DD}	54
9.0.12	Typical I _{DD} vs Freq. (EXT Clock, 25°C)	55
9.0.13	Maximum I _{DD} vs Freq. (EXT Clock, -40° to +85°C)	55
9.0.13.A	Maximum I _{DD} vs Freq. with A/D off (EXT Clock, -55° to +125°C)	56
9.0.14	WDT Timer Time-out Period vs V _{DD}	56
9.0.15	Transconductance (gm) of HS Oscillator vs V _{DD}	56
9.0.16	Transconductance (gm) of LP Oscillator vs V _{DD}	57
9.0.17	Transconductance (gm) of XT Oscillator vs V _{DD}	57
9.0.18	I _{OH} vs V _{OH} , V _{DD} = 3V	57
9.0.19	I _{OH} vs V _{OH} , V _{DD} = 5V	57
9.0.20	I _{OL} vs V _{OL} , V _{DD} = 3V	58
9.0.21	I _{OL} vs V _{OL} , V _{DD} = 5V	58
12.2	PICMASTER System Configuration	63
12.1.3	PICMASTER Typical Screen	64

Table of Tables

3.9.2.1	Events Affecting PD/TO Status Bits	9
3.9.2.2	PD/TO Status After Reset	10
4.1	Instruction Set	14
5.1.1	Reset Conditions for Registers	21
5.2.1	Time-out in Various Situations	21
5.4.1	Capacitor Selection for Ceramic Resonators	24
5.4.2	Capacitor Selection for Crystal Oscillator	24
6.1.1	PortA Functions	28
6.1.2	Summary of PortA Registers	28
6.2.1	PortB Functions	30
6.2.2	Summary of PortB Registers	30
6.4	Summary of RTCC Registers	35
9.0.1	RC Oscillator Frequencies	52
9.0.2	Input Capacitance	58

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated in the U.S.

PICMASTER, PICSTART and PRO MASTER are trademarks of Microchip Technology Incorporated.

IBM PC is a registered trademark of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

PIC16C71

1.0 GENERAL DESCRIPTION

The PIC16C71 is a low cost, high performance, CMOS, fully static, EPROM-based 8-bit microcontroller with on-chip analog to digital converter. It employs an advanced RISC-like architecture. A reduced set of 35 instructions, all single word instructions (14-bit wide), all single cycle instructions (200ns) except for 2-cycle program branches, instruction pipe-lining, large register set and separate instruction and data memory (Harvard architecture) schemes are some of the architectural innovation used to achieve very high performance. The PIC16C71 typically achieves a 2:1 code compression and a 4:1 speed improvement over other 8 bit microcontrollers in its class.

The PIC16C71 has special features which reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution and the LP oscillator minimizes power consumption. The SLEEP (power down) mode offers power saving. The user can wake up the chip from SLEEP through several external and internal interrupts and reset.

A highly reliable watchdog timer with its own on-chip RC oscillator provides protection against software malfunction.

A UV-erasable cerdip-packaged version is ideal for code development while the cost-effective One Time Programmable (OTP) version is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP flexibility.

1.1 Upward Compatibility with PIC16C5X

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an improved version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of modifications. Code written for PIC16C5X can be easily ported to PIC16C71 (see Appendix B).

1.2 Applications

The PIC16C71 fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote sensors, battery chargers, gas gauges, pointing devices, and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility makes the PIC16C71 very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications). Additionally, the on chip

high speed, multi-channel A/D offers good analog capabilities at a reduced cost. The 8-bit accuracy A/D is ideally suited for a low cost application requiring an analog interface e.g. thermostat control, pressure sensing, etc.

2.0 PIC16C71 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C71 Product Identification System" on the back page of this data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in cerdip package is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the oscillator modes etc. Microchip's PICSTART and PROMASTER™ programmers supports programming of the PIC16C71.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages permit the user to program them once. In addition to the program memory, the oscillator fuses, configuration fuses and the ID locations (if used) must be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Production (SQTP) Devices

Microchip offers the unique programming service where few locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C71 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C71 uses a Harvard architecture, in which, program and data are accessed from separate memories. This improves bandwidth over traditional Von-Neuman architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. In PIC16C71, op-codes are 14-bit wide making it possible to have all single word instructions. A 14 bit wide program memory access bus fetches a 14 bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (250ns @ 16 MHz) except for program branches.

The PIC16C71 address 1K x 14 program memory space, all on-chip. Program execution is internal only (microcontroller mode).

The PIC16C71 can directly or indirectly address its 48 register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C71 has a fairly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C71 simple yet efficient. In addition, the learning curve is reduced significantly.

3.1 - PIC16C71 PINOUT DESCRIPTION

Pin name	Pin Type	Pin function	
		Normal operation	Serial In-System Programming (ISP) Mode
VDD	P	Power	Power
VSS	P	Ground	Ground
OSC1	I	Clock input/oscillator connection	-
OSC2/CLKOUT	I/O	Oscillator connection/CLKOUT output. It is CLKOUT in RC oscillator mode and oscillator connection in all other modes.	-
MCLR/VPP	I/P	Master clear (external reset) input. Active low. It has Schmitt trigger input buffer.	Master clear/programming voltage (VPP) supply
RA4/RTCC	I/O	Open-drain output/input pin. It is also the clock input to RTCC timer/counter: Schmitt trigger input buffer	-
RA0/AIN0	I/O	Bidirectional I/O pin/Analog input channel 0. As digital input it has TTL input levels	-
RA1/AIN1	I/O	Bidirectional I/O pin/Analog input channel 1. As digital input it has TTL input levels	-
RA2/AIN2	I/O	Bidirectional I/O pin/Analog input channel 2. As digital input it has TTL input levels	-
RA3/AIN3/VREF	I/O	Bidirectional I/O pin/Analog input channel 3/Analog reference voltage input. As digital input it has TTL input levels	-
RB0/INT	I/O	Bidirectional I/O pin/External interrupt input. TTL input levels	-
RB1	I/O	Bidirectional I/O pin. TTL input levels	-
RB2	I/O	Bidirectional I/O pin. TTL input levels	-
RB3	I/O	Bidirectional I/O pin. TTL input levels	-
RB4	I/O	Bidirectional I/O pin. TTL input levels	-
RB5	I/O	Bidirectional I/O pin. TTL input levels	-
RB6	I/O	Bidirectional I/O pin. TTL input levels	Clock input
RB7	I/O	Bidirectional I/O pin. TTL input levels	Data input/output

Legend: I = input, O = output, I/O = input/output, P = power. -: Not used.


PIC16C71

3.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented

every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3.2.1.

FIGURE 3.2.1 - CLOCK/INSTRUCTION CYCLE



3.3 Instruction Flow/Pipelining

An "Instruction Cycle" in PIC16C71 consists of Q1, Q2, Q3 and Q4. Instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction.


A fetch cycle begins with the program counter (PC) incrementing in Q1.

The fetched instruction is latched into the "Instruction Register (IR)" which is decoded and executed during Q2, Q3 and Q4. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

3.4 Program Memory Organization

The PIC16C71 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) are physically implemented. Accessing a location above 3FFh will cause a wrap-around within the first 1K x 14 space. The reset vector is at 0000h and the interrupt vector is at 0004h. Refer to Figure 3.4.1.


FIGURE 3.4.1 - PROGRAM MEMORY MAP AND STACK



3.5 Program Counter Module

The program counter (PC) is 13-bit wide. The low byte, PCL is a readable and writable register (02h). The high byte of the PC, PCH is not directly readable or writable. The high byte of the PC can be written through the PCLATH register (0Ah). When the PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in Figure 3.5.1.

FIGURE 3.5.1 - LOADING OF PC IN DIFFERENT SITUATIONS




3.6 Stack

The PIC16C71 has an 8 deep x 13 bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is pushed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is popped in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH (0Ah) is not affected by a "PUSH" or a "POP" operation.

3.7 Register File Organization

The register file, in PIC16C71 is organized as 128 x 8. It is accessed either directly or indirectly through file select register FSR. It is also referred to as the data memory. There are two register file page select bits in the STATUS register allowing selection from up to four pages. However, the data memory extends only up to 2Fh. The first 12 locations are used to map special function registers. Locations 0Ch - 2Fh are general purpose registers implemented as static RAM. Some special function registers are mapped in page 1. When in page 1, accessing locations 8Ch - AFh will access the RAM in page 0 (Figure 3.7.1).

FIGURE 3.7.1 - REGISTER FILE MAP



PIC16C71

FIGURE 3.7.1.1 - DIRECT/INDIRECT ADDRESSING




FIGURE 3.7.2 - REGISTER FILE SUMMARY (PIC16C71)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on power on reset (Note 3)	
Page 0:										
00	IND0	Uses contents of FSR to address data memory (not a physical register)							00000000	
01	RTCC	8 Bit Real Time clock counter							XXXXXXXX	
02	PCL	Low order 8 bits of PC							00000000	
03	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	00011XXX
04	FSR	Indirect data memory, address pointer 0							XXXXXXXX	
05	PORTA	-	-	-	RA4/RT	RA3/AIN3/VREF	RA2/AIN2	RA1/AIN1	RA0/AINO	XXXXXXXX
06	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	XXXXXXXX
07		Not implemented								
08	ADCON0	ADCS1	ADCS0	-	CHS1	CHS0	GO/DONE	ADIF	ADON	00000000
09	ADRES	8 Bit A/D result register							XXXXXXXX	
0A	PCLATH	Holding register for high byte of PC (Note 1)							---00000	
0B	INTCON	GIE	ADIE	RTIE	INTE	RBIE	RTIF	INTF	RBIF	0000000X
Page 1:										
80	IND0	MAPPED IN PAGE 0								
81	OPTION	RPUP	INTEDG	RTS	RTE	PSA	PS2	PS1	PS0	11111111
82	PCL	Mapped in page 0								
83	STATUS	Mapped in page 0								
84	FSR	Mapped in page 0								
85	TRISA	PORTA (f05) data direction register							---11111	
86	TRISB	PORTB (f06) data direction register							11111111	
87		Not implemented								
88	ADCON1	-	-	-	-	-	-	PCFG1	PCFG0	-----00
89	ADRES	Mapped in page 0								
8A	PCLATH	Mapped in page 0								
8B	INTCON	Mapped in page 0								

x = unknown
u = unchanged

Notes:

- The upper byte of the program counter is not directly accessible. f0A is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.
- The reset values of the special function register depend on the type of reset. See Table 5.1.1.
- Special function registers are reset to different values under certain conditions. Refer to Figure 5.1.1 for details.

3.7.1 REGISTER FILE ADDRESSING MODES

The register file can be addressed directly or indirectly. In both modes, up to 512 register locations can be addressed.

Direct addressing mode: An effective 9-bit direct address is obtained by concatenating 7 bits of direct address from the opcode and two bits (RP1, RP0) from the status register<6,5> as shown in Figure 3.7.1.

Indirect addressing mode: Indirect addressing is possible by using file address 00h. Any instruction using f0 as file register actually accesses data pointed to by the file select register, FSR (address 04h). Reading f0 itself indirectly will produce 00h. Writing to f0 indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit from the status register<7> as shown in Figure 3.7.1.

Please note that some special function registers are mapped in page 1. It will be necessary to set RP0 bit to address then. Both RP1 and IRP bits are essentially not used.

For convenience, the general purpose registers are mapped both in page 0 and page 1.

3.8 Indirect Addressing Register (f00)

It is not a physical register. Addressing f0 will cause an indirect addressing. See sections 3.7.1 and 3.7.1.1 for details.

3.8.1 RTCC (f01)

8 Bit Real Time Clock Counter

See section 6.4 for details.

3.8.2 PCL (f02)

Low order 8 bits of the PC

See section 3.5 for details.

3.9 STATUS Register (f03)

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for data memory.

The status register (f03) can be destination for any instruction like any other register. However, the status bits are set following the write operation (Q4). Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Section 4.0)

3.9.1 CARRY/BORROW AND DIGIT CARRY/BORROW BITS

The carry bit (C) is a carry out in addition operations (ADDWF, ADDLW) and a borrow out in subtract operations (SUBWF, SUBLW). The following examples explain operation of carry/borrow bit:

```

;SUBLW Example #1
;
movlw 0x01 ;wreg=1
sublw 0x02 ;wreg= 2-wreg = 2-1=1
;Carry=1: result is positive
;
;SUBLW Example #2
;
movlw 0x02 ;wreg=2
sublw 0x01 ;wreg=1-wreg=1-2=FFh
;Carry=0: Result is negative
;
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
;Carry=0:Result is negative
;
;SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
;Carry=1: Result is positive
;

```

The digit carry operates in the same way as the carry bit, i.e.: it is a borrow in subtract operations.

3.9.2 TIME OUT AND POWER DOWN STATUS BITS (TO, PD)

The "TO" and "PD" bits in the status register f03 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 3.9.2.1.

TABLE 3.9.2.1 - EVENTS AFFECTING PD/TO STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	No effect on PD
WDT Timeout	0	U	
SLEEP instruction	1	0	
CLRWDT instruction	1	1	
U: unchanged Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 3.9.2.2 reflects the status of PD and TO after the corresponding event.			

FIGURE 3.9.1 - STATUS REGISTER




TABLE 3.9.2.2 - PD/TO STATUS AFTER RESET

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
U	0	MCLR wake-up from SLEEP
1	1	Power-up
U	U	MCLR reset during normal operation

U: unchanged
 Note: The PD and TO bit maintain their status until an event of Table 3.9.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

3.10 Arithmetic and Logic Unit (ALU)

The ALU is 8 bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. In two-operand instructions, typically one operand is the working register (W register) or the accumulator. The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

3.11 W Register

The W register is an 8-bit working register (or accumulator) used for ALU operations. It is not an addressable register.

3.12 Interrupts

The PIC16C71 has four sources of interrupt:

- External interrupt from RB0/INT pin
- RTCC timer/counter overflow interrupt
- End of conversion interrupt from A/D module
- Interrupt on change on RB<7:4> pins

The interrupt control register (INTCON, addr 0Bh) records individual interrupt requests in flag bits. It also has individual and global enable bits. The A/D conversion completion interrupt flag (ADIF) resides in ADCON register (Bit 1, addr 08).

A global interrupt enable bit, GIE (bit 7, INTCON) enables (if = 1) all un-masked interrupts or disables (if = 0) all interrupts. Individual interrupts can be disabled through their corresponding mask bit in INTCON register (Figure 3.12.1). GIE is cleared on reset.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. The interrupt latency is approximately 4 cycles for external events such as INT pin or PortB interrupt (Figure 3.12.1.1). The latency is the same for 1 or 2 cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit to re-enable interrupts.

3.12.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising (if INTEDG = 1, OPTION<6>) or falling (if INTEDG = 0). When a valid edge appears on INT pin, INTF bit is set (INTCON<1>). This interrupt can be disabled by setting INTE control bit (INTCON<4>) to '0'. INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake up the processor from SLEEP if INTE bit was set to '1' prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See section 5.5 for details on SLEEP and Figure 5.5.1 for timing of wake-up from SLEEP through INT interrupt.

FIGURE 3.12.1 - INTERRUPT LOGIC





FIGURE 3.12.1.1 - INT PIN INTERRUPT TIMING



PIC16C71

3.12.2 RTCC INTERRUPT

An overflow (FFh → 00h) in the RTCC will set the RTIF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/resetting RTIE (INTCON<5>) bit. See section 6.4 for details.

3.12.3 PORT RB INTERRUPT

An input change on PortB <7:4> will set the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/resetting RBIE (INTCON<4>) bit. See section 6.2 for details.

3.12.4 A/D INTERRUPT

The A/D converter sets the end of conversion interrupt flag, ADIF (ADCON<1>) when a conversion is complete. The interrupt can be disabled by setting ADIE bit (INTCON<6>) to '0'. See section 6.6 for details on A/D interrupt.

3.13 Context Saving During Interrupts


During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt e.g. W register and status register. This will have to be implemented in software.

Example for saving W register and status in RAM:

```

push:  movwf    temp_w
       swapf   STATUS,W
       movwf   temp_stat
pop:   swapf   temp_stat,W
       movwf   STATUS
       swapf   temp_w
       swapf   temp_w, W
    
```

FIGURE 3.12.2 - INTCON REGISTER



4.0 INSTRUCTION SET SUMMARY

Each PIC16C71 instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C71 instruction set summary in Table 4.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which file register is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or eleven bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 4.1

- Note 1: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- Note 2: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.
- Note 3: The PIC16C71 has 35 instructions. Two additional instructions, TRIS and OPTION, are included only for compatibility with the PIC16C5X products. Their use in new code is strongly recommended against since TRIS and OPTION are made addressible registers, the user may simply write to them. These instructions may not be supported in future PIC16CXX products.

PIC16C71

4.1 INSTRUCTION SET

BYTE-ORIENTED FILE REGISTER OPERATIONS					13	8	7	6	0
					OPCODE		d	f(FILE #)	
					d = 0 for destination W d = 1 for destination f f = 7-bit file register address				
Instruction-Binary	(Hex)	Name	Mnemonic, Operands	Operation	Status affected	Notes			
00 0111 dfff ffff	07ff	Add W and f	ADDWF f, d	W + f → d	C, DC, Z	1,2			
00 0101 dfff ffff	05ff	AND W and f	ANDWF f, d	W & f → d	Z	1,2			
00 0001 1fff ffff	018f	Clear f	CLRF f	0 → f	Z	2			
00 0001 0xxx xxxx	0100	Clear W	CLRW -	0 → W	Z				
00 1001 dfff ffff	09ff	Complement f	COMF f, d	\bar{f} → d	Z	1,2			
00 0011 dfff ffff	03ff	Decrement f	DECf f, d	f - 1 → d	Z	1,2			
00 1011 dfff ffff	0Bff	Decrement f, Skip if Zero	DECFSZ f, d	f - 1 → d, skip if zero	None	1,2			
00 1010 dfff ffff	0Aff	Increment f	INCF f, d	f + 1 → d	Z	1,2			
00 1111 dfff ffff	0Fff	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	1,2			
00 0100 dfff ffff	04ff	Inclusive OR W and f	IORWF f, d	W ∨ f → d	Z	1,2			
00 1000 dfff ffff	08ff	Move f	MOVF f, d	f → d	Z	1,2			
00 0000 1fff ffff	008f	Move W to f	MOVWF f	W → f	None	2			
00 0000 0xx0 0000	0000	No Operation	NOP -	-	None				
00 1101 dfff ffff	0Dff	Rotate left f	RLF f, d	f<n> → d<n+1>, C → d<0>, f<7> → C	C	1,2			
00 1100 dfff ffff	0Cff	Rotate right f	RRF f, d	f<n> → d<n-1>, C → d<7>, f<0> → C	C	1,2			
00 0010 dfff ffff	02ff	Subtract W from f	SUBWF f, d	f - W → d [f + \bar{W} + 1 → d]	C, DC, Z	1,2			
00 1110 dfff ffff	0Efff	Swap halves f	SWAPF f, d	f<0-3> ↔ f<4-7> → d	None	1,2			
00 0110 dfff ffff	06ff	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	1,2			

BIT-ORIENTED FILE REGISTER OPERATIONS					13	10	9	7	6	0
					OPCODE		b(BIT #)		f(FILE #)	
					b = 3-bit bit address f = 7-bit file register address					
Instruction-Binary	(Hex)	Name	Mnemonic, Operands	Operation	Status affected	Notes				
01 00bb bfff ffff	1bff	Bit Clear f	BCF f, b	0 → f(b)	None	1,2				
01 01bb bfff ffff	1bff	Bit Set f	BSF f, b	1 → f(b)	None	1,2				
01 10bb bfff ffff	1bff	Bit Test f, Skip if Clear	BTFSC f, b	Test bit (b) in file (f): Skip if clear	None					
01 11bb bfff ffff	1bff	Bit Test f, Skip if Set	BTFSS f, b	Test bit (b) in file (f): Skip if set	None					

LITERAL AND CONTROL OPERATIONS					13	8	7	0	
					OPCODE		k (LITERAL)		
					k = 8-bit immediate value.				
Instruction-Binary	(Hex)	Name	Mnemonic, Operands	Operation	Status affected	Notes			
11 111x kkkk kkkk	3Ekx	Add literal to W	ADDLW k	k + W → W	C, DC, Z				
11 1001 kkkk kkkk	39kk	AND Literal and W	ANDLW k	k & W → W	Z				
10 0kkk kkkk kkkk	2kkk	Call subroutine	CALL k	PC + 1 → TOS, k → PC <10:0>, PCLATH <4:3> → PC <12:11>;	None				
00 0000 0110 0100	0064	Clear Watchdog timer	CLRWDT -	0 → WDT (and prescaler, if assigned)	TO, PD				
10 1kkk kkkk kkkk	2kkk	Go To address	GOTO k	k → PC <10:0>, PCLATH <4:3> → PC <12:11>;	None				
11 1000 kkkk kkkk	38kk	Incl. OR Literal and W	IORLW k	k ∨ W → W	Z				
11 00XX kkkk kkkk	30kk	Move Literal to W	MOVLW k	k → W	None				
00 0000 0000 1001	0009	Return from interrupt	RETFIE -	TOS → PC, '1' → GIE	None				
11 01XX kkkk kkkk	34kk	Return, place literal in W	RETLW k	k → W, TOS → PC	None				
00 0000 0000 1000	0008	Return from subroutine	RETURN -	TOS → PC	None				
00 0000 0110 0011	0063	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD				
11 110X kkkk kkkk	3Ckk	Subtract W from literal	SUBLW k	k - W → W	C, DC, Z				
11 1010 kkkk kkkk	3Akk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z				

00 0000 0110 0010	0062	Load OPTION register	OPTION -	W → OPTION register	None	3			
00 0000 0110 0fff	006f	Tristate port f	TRIS f	W → I/O control register f	None	3			

X = 0 or 1. The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all software tools.

4.2 INSTRUCTION DESCRIPTION

ADDLW Add Literal to W

Syntax: ADDLW k

Encoding:

11	111X	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W + k) \rightarrow W$

Status bits: C, DC, Z

Description: The contents of the W register are added to the eight bit literal "k" and the result is placed in the W register.

ADDWF ADD W to f

Syntax: ADDWF f,d

Encoding:

00	0111	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W + f) \rightarrow d$

Status bits: C, DC, Z

Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW AND Literal and W

Syntax: ANDLW k

Encoding:

11	1001	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .AND. k) \rightarrow W$

Status bits: Z

Description: The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.

ANDWF AND W with f

Syntax: ANDWF f,d

Encoding:

00	0101	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .AND. f) \rightarrow d$

Status bits: Z

Description: AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

BCF Bit Clear f

Syntax: BCF f,b

Encoding:

01	00bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $0 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in register "f" is reset to 0.

BSF Bit Set f

Syntax: BSF f,b

Encoding:

01	01bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $1 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in register "f" is set to 1.

BTFSC Bit Test, skip if Clear

Syntax: BTFSC f,b

Encoding:

01	10bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1(2)

Operation: skip if $f(b) = 0$

Status bits: None

Description: If bit "b" in register "f" is "0" then the next instruction is skipped.

If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSS Bit Test, skip if Set

Syntax: BTFSS f,b

Encoding:

01	11bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1 (2)

Operation: skip if $f(b) = 1$

Status bits: None

Description: If bit "b" in register "f" is "1" then the next instruction is skipped.

If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

PIC16C71

CALL Subroutine Call

Syntax: CALL k

Encoding:

10	0kkk	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 2

Operation: PC + 1 → TOS, k → PC<10:0>, PCLATH<4:3> → PC<12:11>;

Status bits: None

Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eleven bit value is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH (f03). CALL is a two cycle instruction.

CLRF Clear f

Syntax: CLRF f

Encoding:

00	0001	1fff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → f

Status bits: Z

Description: The contents of register "f" are cleared to 0.

CLRW Clear W Register

Syntax: CLRW

Encoding:

00	0001	0xxx	xxxx
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → W

Status bits: Z

Description: W register is cleared. Zero bit (Z) is set.

CLRWDT Clear Watchdog Timer

Syntax: CLRWDT

Encoding:

00	0000	0110	0100
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → WDT, 0 → WDT prescaler,

Status bits: 1 → TO, 1 → PD

Description: CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax: COMF f,d

Encoding:

00	1001	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: f → d

Status bits: Z

Description: The contents of register "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in register "f".

DECF Decrement f

Syntax: DECF f,d

Encoding:

00	0011	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: (f-1) → d

Status bits: Z

Description: Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d

Encoding:

00	1011	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1 (2)

Operation: (f - 1) → d; skip if result = 0

Status bits: None

Description: The contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k

Encoding:

10	1kkk	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 2

Operation: k → PC<10:0>, PCLATH<4:3> → PC<12:11>

Status bits: None

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH <4:3>. GOTO is a two cycle instruction.

INCF **Increment f**

Syntax: INCF f,d
Encoding:

00	1010	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: (f + 1) → d
Status bits: Z
Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

INCFSZ **Increment f, skip if 0**

Syntax: INCFSZ f,d
Encoding:

00	1111	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1 (2)
Operation: (f + 1) → d, skip if result = 0
Status bits: None
Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

 If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

IORLW **Inclusive OR Literal with W**

Syntax: IORLW k
Encoding:

11	1000	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. k) → W
Status bits: Z
Description: The contents of the W register are OR'ed with the eight bit literal "k". The result is placed in the W register.

IORWF **Inclusive OR W with f**

Syntax: IORWF f,d
Encoding:

00	0100	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. f) → d
Status bits: Z
Description: Inclusive OR the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

MOVLW **Move Literal to W**

Syntax: MOVLW k
Encoding:

11	00XX	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 1
Operation: k → W
Status bits: None
Description: The eight bit literal "k" is loaded into W register.

MOVF **Move f**

Syntax: MOVF f,d
Encoding:

00	1000	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f → d
Status bits: Z
Description: The contents of register f is moved to destination d. If d=0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.

MOVWF **Move W to f**

Syntax: MOVWF f
Encoding:

00	0000	1fff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: W → f
Status bits: None
Description: Move data from W register to register "f".

PIC16C71

NOP **No Operation**

Syntax: NOP
Encoding:

00	0000	0XX0	0000
----	------	------	------

Words: 1
Cycles: 1
Operation: No operation
Status bits: None
Description: No operation

OPTION **Load Option Register**

Syntax: OPTION
Encoding:

00	0000	0110	0010
----	------	------	------

Words: 1
Cycles: 1
Operation: W → OPTION;
Status bits: None
Description: The contents of the W register is loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.

To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

RETFIE **Return from Interrupt**

Syntax: RETFIE
Encoding:

00	0000	0000	1001
----	------	------	------

Words: 1
Cycles: 2
Operation: TOS → PC, 1 → GIE;
Status bits: None
Description: Return from Interrupt. Stack is popped and Top of the Stack (TOS) is loaded in PC. Interrupts are enabled by setting the GIE bit. GIE is the global interrupt enable bit (INTCON<7>). This is a two cycle instruction.

RETLW **Return Literal to W**

Syntax: RETLW k
Encoding:

11	01XX	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 2
Operation: k → W; TOS → PC;
Status bits: None
Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

RETURN **Return from Subroutine**

Syntax: RETURN
Encoding:

00	0000	0000	1000
----	------	------	------

Words: 1
Cycles: 2
Operation: TOS → PC;
Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.

RLF **Rotate Left f through Carry**

Syntax: RLF f,d
Encoding:

00	1101	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f<n> → d<n+1>, f<7> → C, C → d<0>;
Status bits: C
Description: The contents of register "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in register "f".

RRF **Rotate Right f through Carry**

Syntax: RRF f,d
Encoding:

00	1100	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f<n> → d<n-1>, f<0> → C, C → d<7>;
Status bits: C
Description: The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

SLEEP

Syntax: SLEEP
Encoding:

00	0000	0110	0011
----	------	------	------

Words: 1
Cycles: 1
Operation: 00h → WDT, 0 → WDT prescaler;
Status bits: 0 → PD, 1 → TO
Description: The power down status bit (PD) is cleared. Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBLW Subtract W from Literal

Syntax: SUBLW k

Encoding:

11	110X	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(k - W) \rightarrow W$

Status bits: C, DC, Z

Description: The W register is subtracted (2's complement method) from the eight bit literal "k". The result is placed in the W register.

```
Example
;SUBLW Example #1
;
MOVLW 0x01 ;wreg=1
SUBLW 0x02 ;wreg= 2-wreg = 2-1=1
           ;Carry=1: result is positive
;
;SUBLW Example #2
;
MOVLW 0x02 ;wreg=2
SUBLW 0x01 ;wreg=1-wreg=1-2=FFh
           ;Carry=0: Result is negative
```

SUBWF Subtract W from f

Syntax: SUBWF f,d

Encoding:

00	0010	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(f-W) \rightarrow d$

Status bits: C, DC, Z

Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

```
Example:
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
           ;Carry=0:Result is negative
;
;SUBWF Example #2
movlw 0xFF
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
           ;Carry=1: Result is positive
```

SWAPF Swap f

Syntax: SWAPF f,d

Encoding:

00	1110	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>$;

Status bits: None

Description: The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".

TRIS Load TRIS Register

(Use of this instruction is not recommended for new (PIC16CXX) designs).

Syntax: TRIS f

Encoding:

00	0000	0110	0fff
----	------	------	------

Words: 1

Cycles: 1

Operation: $W \rightarrow$ TRIS register f;

Status bits: None

Description: This instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them. To maintain upward compatibility with future PIC16CXX products, **do not use this instruction.**

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:

11	1010	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .XOR. k) \rightarrow W$

Status bits: Z

Description: The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:

00	0110	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .XOR. f) \rightarrow d$

Status bits: Z

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

5.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real time applications. The PIC16C71 has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

The PIC16C71 has a watchdog timer which can be shut off only through EPROM fuses. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the oscillator start-up timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the power-up timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset, watchdog timer time-out or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of EPROM configuration bits (fuses) are used to select various options (section 5.6).

5.1 RESET

The PIC16C71 differentiates between various kinds of reset:

- Power on reset (POR)
- $\overline{\text{MCLR}}$ Reset during normal operation
- $\overline{\text{MCLR}}$ reset during SLEEP
- WDT time-out reset during normal operation
- WDT time-out reset during SLEEP

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on power-on reset (POR), on $\overline{\text{MCLR}}$ or WDT reset during normal operation and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation. There are a few exceptions to this. The PC is always reset to all 0's (0000h). Finally, TO and PD bits are set or cleared differently in different reset situations as indicated in section 3.9.1. These bits are used in software to determine the nature of reset. See Table 5.1.1 for a full description of reset states of all registers.

5.2 Power-on-reset (POR), Power-up-timer (PWRT) and Oscillator Start-up timer (OST)

Power-on-reset (POR): A power-on-reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.8V). To take advantage of the POR, just tie MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create power-on-reset.

FIGURE 5.0.1 - SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 5.1.1 - RESET CONDITIONS FOR REGISTERS

Register	Address	Power-on reset (POR)	WDT time-out reset during normal operation	WDT time-out reset during SLEEP	MCLR reset during normal	MCLR reset during SLEEP	Wake-up through interrupt
W	-	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
INDIR	00h	-	-	-	-	-	-
RTCC	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PC	02h	0000h	0000h	PC + 1	0000h	0000h	PC + 1
STATUS	03h	0001 1xxx	0000 1uuu	uuu0 0uuu	000u uuuu	000u 0uuu	uuu1 0uuu
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PORT A	05h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PORT B	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TRIS A	85h	---1 1111	---1 1111	---u uuuu	---1 1111	---1 1111	---u uuuu
TRIS B	86h	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111	uuuu uuuu
OPTION	81h	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111	uuuu uuuu
ADCON0	08h	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000	uuuu uuuu
ADCON1	88h	---- --00	---- --00	---- --uu	---- --00	---- --00	---- --uu
ADRES	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCLATH	0Ah	---0 0000	---0 0000	---u uuuu	---0 0000	---0 0000	---u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uuuu	0000 000u	0000 0000	uuuu uuuu*

Legend: - = unimplemented, reads as '0'
u = unchanged
x = unknown

* In the event of wake-up through interrupt, one or more of the interrupt flags will be set. Other bits in INTCON will remain unchanged.

The POR circuit does not produce internal reset when V_{DD} declines (or goes through a brown-out).

Power-up Timer (PWRT): The power-up timer provides a fixed 72ms time-out on power-up only, from POR. The power-up timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the V_{DD} to rise to an acceptable level. A configuration fuse, PWRT_E can enable (if = 1) or disable (if = 0 or programmed) the power-up timer (section 5.6).

The power-up time delay will vary from chip to chip and due to V_{DD} and temperature. See DC parameters for details.

Oscillator Start-up Timer (OST): The oscillator start-up timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This guarantees that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.

Time-out Sequence: On power up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and PWRT_E fuse status. For example, in RC mode with PWRT_E set to '0' (PWRT disabled), there will be no time-out at all. Figures 5.2.1 and 5.2.2 depict time-out sequences.

Since the time-outs occur from POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16C71 operating in conjunction.

TABLE 5.2.1 - TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power up		Wake up from SLEEP
	PWRT _E = 1	PWRT _E = 0	
XT, HS, LP	72 ms + 1024 tosc	1024 tosc	1024 tosc
RC	72 ms	-	-

PIC16C71

FIGURE 5.2.1 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): Case 1




FIGURE 5.2.2 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): Case 2




FIGURE 5.2.3 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ TIED TO V_{DD})




FIGURE 5.2.4 - EXTERNAL POWER ON RESET CIRCUIT (FOR SLOW VDD POWER UP)




FIGURE 5.2.5 - BROWN OUT PROTECTION CIRCUIT 1





FIGURE 5.2.6 - BROWN OUT PROTECTION CIRCUIT 2



5.3 Watchdog Timer (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming the configuration fuse WDTE as a '0' (section 5.6).

5.3.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The "CLRWDTC" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

5.3.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions ($V_{DD} = \text{Min.}$, Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

5.4 Oscillator Configurations

5.4.1 OSCILLATOR TYPES

The PIC16C71 can be operated in 4 different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power
- XT Crystal
- HS High Speed
- RC Resistor/Capacitor

5.4.2 CRYSTAL OSCILLATOR

In XT, HS, or LP modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 5.4.1).

PIC16C71

TABLE 5.4.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	8.0 MHz	20 - 200 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 5.4.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)





TABLE 5.4.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
	100 KHz	15 pF	15 pF
	200 KHz	0 - 15 pF	0 - 15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	16 MHz	15 pF	15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 5.4.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, OR LP OSC CONFIGURATION)



5.4.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R_{ext}) and capacitor (C_{ext}) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C_{ext} values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 5.4.3 shows how the R/C combination is connected to the PIC16C71. For R_{ext} values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high R_{ext} values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep R_{ext} between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor ($C_{ext} = 0$ pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See table in section 9.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 9.0 for variation of oscillator frequency due to VDD for given R_{ext}/C_{ext} values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3.2.1 for timing).

FIGURE 5.4.3 - RC OSCILLATOR (RC TYPE ONLY)



5.5 Power Down Mode (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f03) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at VDD or VSS for lowest current consumption. The contribution from on chip pull-ups on PortB should be considered.

The \overline{MCLR} pin must be at a logic high level (V_{IHMC}).

It should be noted that a RESET generated by a WDT time out does not drive \overline{MCLR} pin low.

5.5.1 WAKE-UP FROM SLEEP


The device can wake up from SLEEP through one of the following events:

- a. External reset input on \overline{MCLR} pin
- b. Watchdog timer timeout reset (if WDT was enabled)
- c. Interrupt from INT pin, RB port change or A/D converter.

The first event will cause a device reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device reset. PD bit, which is set on power-up is cleared when SLEEP is invoked. TO bit is cleared if WDT time-out occurred (and caused wake-up).

For the device to wake up through an interrupt, the corresponding interrupt mask bit must be enabled. If global interrupt is disabled ($GIE = 0$), wwake-up from SLEEP would cause a branch to the interrupt vector (address 04).

FIGURE 5.5.1.1 - WAKE UP FROM SLEEP THROUGH INTERRUPT




5.6 Configuration Fuses

The PIC16C71 has five configuration fuses which are EPROM bits. These fuses can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh). However, through a special mode, this location can be accessed during programming.

See description of fuses in Figure 5.6.1.

FIGURE 5.6.1 - CONFIGURATION WORD



5.7 ID LOCATIONS

The PIC16C71 has four ID locations (2000h - 2003h) mapped in the test program memory for storing code revision number, manufacturing information or other useful information. As with the configuration word, these locations are readable and writable through a programmer. They are not accessible during normal code execution.

If the chip is code protected, it is recommended that the user uses only the lower seven bits of the ID locations and program the higher seven bits as '1'. This way the ID locations will be readable even after code protection.

5.8 Code Protection

The code in the program memory can be protected by blowing the code protect fuse (CP).

When code protected, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 0040h and above are protected against programming.

It is still possible to program locations 0000h - 003Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read in code protect mode.

5.8.1 VERIFYING A CODE-PROTECTED PART

When code protected, verifying any program memory location will read a scrambled output which looks like "0000000xxxxxxx" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected PIC16C71 against this file.

PIC16C71

6.0 OVERVIEW OF PERIPHERALS

The PIC16C71 has 13 I/O pins organized as two I/O ports, PortA (5 bit) and PortB (8-bit). It has an 8-bit timer/counter (RTCC) with a programmable 8-bit prescaler and an analog to digital converter module. The A/D converter has up to four analog inputs, internal or external reference, 8 bit resolution and a typical 20µs conversion time.

6.1 PORTA (f05)

PortA is a 5 bit wide port with pins RA0 - RA4. Port pins RA<3:0> are bidirectional whereas RA4 has an open-collector output. PortA is file register 05h. Its corresponding direction control register TRISA is mapped in page 1 of register file at address 85h. TRISA is a five-bit wide register with bits <4:0>. Refer to Figure 6.1.1 and Figure 6.1.2 for block diagram of PortA pins.

Pins RA<3:0> are multiplexed with analog input channels AIN3 - AIN0. Pin RA3 is further multiplexed with external reference voltage VREF for the ADC. Two bits in control register ADCON1 (file register 88h) are used to configure these pins as digital (i.e. port) or analog pins. When configured as analog inputs, these pins will read as '0's. Upon power-on reset, RA<3:0> are configured as analog inputs.

FIGURE 6.1.1 - BLOCK DIAGRAM OF RA0 - RA3 PINS




TABLE 6.1.1 - PORTA FUNCTIONS


Port Pin	Bit	Pin Function	Alternate Function
RA0/AIN0	bit0	Input/output port. TTL input levels	Analog input channel 0
RA1/AIN1	bit1	Input/output port. TTL input levels	Analog input channel 1
RA2/AIN2	bit2	Input/output port. TTL input levels	Analog input channel 2
RA3/AIN3/VREF	bit3	Input/output port. TTL input levels	Analog input channel 3 or external reference voltage input (VREF)
RA4/RT	bit4	Input/output port. Output is open collector type. Input is Schmitt trigger type.	External clock input for RTCC timer/counter

TABLE 6.1.2 - SUMMARY OF PORTA REGISTERS

Register Name	Function	Address	Power-on Reset Value
PORTA	PortA pins when read PortA latch when written	05h	---x xxxx
TRISA	PortA data direction register	85h	---1 1111
ADCON1	A/D converter control register	88h	---- --00

Notes:
 1: x = unknown, - = unimplemented, reads as a '0'.
 2: For reset values of registers in other reset situations refer to table 5.1.1.

FIGURE 6.1.2 - BLOCK DIAGRAM OF RA4 PIN



6.2 PORTB (f06)

PortB is an 8-bit wide bidirectional port (file register address 06h). The corresponding data direction register is TRISB (address 86h). A '1' in TRISB sets the corresponding port pin as an input. Reading PortB register reads the status of the pins whereas writing to it will write to the port latch. See Figure 6.2.1 and 6.2.2 for block diagrams of PortB pins.

Each of the PortB pins has a weak internal pull-up (~250 μA typical). The weak pull-up is automatically turned off if the port pin is configured as an output. Furthermore, bit RBPU (OPTION<7>) can turn off (RBPU = 1) all the pull-ups. The pull-ups are disabled on power on reset.

Port B has an interrupt on change feature on four of its pins, RB<7:4>. When configured as input, the inputs on these pins are sampled and latched on the Q1 cycle of a read. The new input is compared with the old latched value in every instruction cycle. An active high output is generated on mismatch between the pin and the latch. The "mismatch" outputs of RB4, RB5, RB6 and RB7 are OR'ed together to generate the RBIF interrupt (latched in INTCON<0>). Any pin configured as output is excluded from the comparison. This interrupt can wake the chip up from SLEEP. The user, in interrupt service routine can clear the interrupt in one of two ways:

- a) Disable the interrupt by clearing RBIE (INTCON<3>) bit.
- b) Read Port B. This will end mismatch condition.
- c) Next, clear RBIF bit.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression.

Finally, port pin RB0 is multiplexed with external interrupt input INT.

FIGURE 6.2.1 - BLOCK DIAGRAM OF PORT PINS RB<7:4>





FIGURE 6.2.2 - BLOCK DIAGRAM OF PORT PINS RB<3:0>



PIC16C71

TABLE 6.2.1 - PORTB FUNCTIONS

Port Pin	Bit	Pin Function	Alternate Function
RB0/INT	bit0	Input/output port pin. TTL input levels and internal software programmable weak pull-up	External interrupt input
RB1	bit1	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB2	bit2	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB3	bit3	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB4	bit4	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB5	bit5	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB6	bit6	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB7	bit7	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change

TABLE 6.2.2 - SUMMARY OF PORTB REGISTERS

Register Name	Function	Address	Power-on Reset Value
PORTB	PortB pins when read PortB latch when written	06h	XXXX XXXX
TRISB	PortB data direction register	86h	1111 1111
OPTION	Weak pull-up on/off control (RBPU bit) See Figure 6.5.1	88h	1111 1111

6.3 I/O PROGRAMMING CONSIDERATIONS

6.3.1 BIDIRECTIONAL I/O PORTS


Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

6.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see Figure 6.3.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 6.3.1 - SUCCESSIVE I/O OPERATION



PIC16C71

6.4 Real Time Clock/Counter (RTCC) f(01)

The RTCC timer/counter has the following features:

- 8 bit timer/counter
- Readable and writable (file address 01h)
- 8 bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from ffh → 00h

Figure 6.4.1 is a simplified block diagram of the RTCC module.

Timer mode is selected by setting RTS bit to '0' (OPTION register). In timer mode, the RTCC will increment every instruction cycle (without prescaler). If RTCC (f01) is written, increment is inhibited for the following two cycles (see figures 6.4.2 and 6.4.3). The user can work around this by writing an adjusted value to the RTCC.

Counter mode is selected by setting RTS bit to '1' (OPTION register). In this mode RTCC will increment either on every rising or falling edge of pin RA4/RTCC. This is determined by control bit RTE (OPTION register). RTE = 0 selects rising edge. Restrictions on external clock input is discussed in detail in section 6.4.2.

The prescaler is shared between the RTCC and the watchdog timer. The prescaler assignment is controlled in software by control bit, PSA (OPTION register). PSA = 0 will assign the prescaler to RTCC. The prescaler is not readable or writable. When the prescaler is assigned to the RTCC, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.4.3 details the operation of the prescaler.

FIGURE 6.4.1 - RTCC BLOCK DIAGRAM




FIGURE 6.4.2 - RTCC TIMING: INT CLOCK/NO PRESCALE





FIGURE 6.4.3 - RTCC TIMING: INT CLOCK/PRESCALE 1:2



6.4.1 RTCC INTERRUPT

RTCC interrupt is generated when the RTCC timer/counter overflows from FFh to 00h. It sets the RTIF bit. The interrupt can be masked by setting INTCON<5> RTIE bit to '0'. RTIF bit must be cleared INTCON<2> in software by the RTCC interrupt service routine before re-enabling this interrupt. The RTCC interrupt can not wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 6.4.4 for RTCC interrupt timing.

6.4.2 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements.

Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 6.4.2.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for Psout to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

When no prescaler is used, Psout (Prescaler output, see Figure 5) is the same as RTCC clock input and therefore the requirements are:

$$\begin{aligned} TRTH &= RTCC \text{ high time} \geq 2t_{osc} + 20 \text{ ns} \\ TRTL &= RTCC \text{ low time} \geq 2t_{osc} + 20 \text{ ns} \end{aligned}$$


When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

$$\begin{aligned} \text{Then: } Psout \text{ high time} &= Psout \text{ low time} = \frac{N \cdot TRT}{2} \\ \text{where } TRT &= RTCC \text{ input period and } N = \text{prescale value} \\ &(2, 4, \dots, 256). \text{ The requirement is, therefore } \frac{N \cdot TRT}{2} \\ &\geq 2 t_{osc} + 20 \text{ ns, or } TRT \geq \frac{4 t_{osc} + 40 \text{ ns}}{N} \end{aligned}$$

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:


$$\begin{aligned} TRT &= RTCC \text{ period} \geq (4 t_{osc} + 40 \text{ ns})/N \\ TRTH &= RTCC \text{ high time} \geq 10 \text{ ns} \\ TRTL &= RTCC \text{ low time} \geq 10 \text{ ns} \end{aligned}$$

FIGURE 6.4.4 - RTCC INTERRUPT TIMING



2

FIGURE 6.4.2.1 - RTCC TIMING WITH EXTERNAL CLOCK



Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 6.4.2.1, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ± 4 tosc (± 200 ns @ 20 MHz).

6.4.3 PRESCALER


An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 6.4.3.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer. The prescaler is not readable or writable.

FIGURE 6.4.3.1 - BLOCK DIAGRAM OF THE RTCC/WDT PRESCALER



6.4.3.1 Switching Prescaler Assignment

Changing prescaler from RTCC to WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

1. MOVLW B'xx0x0xxx' ; Select internal clock and select new
2. OPTION ; prescaler value. If new prescale value ; is = '000' or '001', then select any other ; prescale value temporarily.
3. CLRF 1 ; Clear RTCC and prescaler.
4. MOVLW B'xxxx1xxx' ; Select WDT, do not change prescale ; value.
5. OPTION ;
6. CLRWDW ; Clears WDT and prescaler.
7. MOVLW B'xxxx1xxx' ; Select new prescale value.
8. OPTION ;

Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. CLRWDW ; Clear WDT and prescaler
2. MOVLW B'xxxx0xxx' ; Select RTCC, new prescale value ; and clock source
3. OPTION ;

The above precautions must be taken even if the WDT is disabled.



TABLE 6.4 - SUMMARY OF RTCC REGISTERS


Register Name	Function	Address	Power-on Reset Value
RTCC	Timer/counter register	01h	XXXX XXXX
OPTION	Configuration and prescaler assignment bits for RTCC. See Figure 6.5.1	81h	1111 1111
INTCON	RTCC overflow interrupt flag and mask bits See Figure 3.12.2	0Bh	0000 000X

PIC16C71

6.5 OPTION Register (f81)

The OPTION register (address 81h) is a readable and writable register which contains various control bits to configure the prescaler, the external INT interrupt, the RTCC and the weak pull-ups on PortB.

FIGURE 6.5.1 - OPTION REGISTER



6.6 A/D converter

The A/D converter module has four analog input channels multiplexed into one sample and hold and A/D converter. Reference voltage VREF can come externally on RA3/AIN3/VREF pin or internally from VDD. The converter itself is a successive approximation type and produces an 8-bit result in the ADRES register (f09h). A conversion is initiated by setting a control bit (GO/DONE, ADCON<2>). Prior to starting conversion, the appropriate channel must be selected and enough time allowed for sampling. The conversion time is a function of the oscillator cycle. The minimum conversion time required is 20 μs. At the end of conversion the GO/DONE bit is cleared and the A/D interrupt is activated. The overall accuracy (zero error, full scale error, integral error and quantization error) is less than ±1 LSB for VDD = 5.12V and VREF = VDD. The resolution and accuracy is less when VREF is less than VDD or for VDD less than 5.12V (see specifications for details).

The following steps should be followed in making an A/D conversion:

- 1) Configure register ADCON1 (see Figure 6.6.2)
 - Select analog/digital/VREF inputs (ADCON1<1:0>)
- 2) Configure register ADCON0 (see Figure 6.6.1)
 - Select A/D conversion clock (ADCON0<7:6>)
 - Select A/D channel (ADCON<4:3>)
 - Turn on A/D module (ADCON0<0>)
- 3) Configure A/D interrupt (if required)
 - Clear ADIF (ADCON0<1>)

- Set ADIE (INTCON<6>)
 - Set global interrupt GIE (INTCON<7>)
- 4) Start conversion
- Set GO/DONE bit (ADCON0<2>)

Example:

Configure RA0 and RA1 as analog inputs, VREF = VDD, RA2 and RA3 as digital inputs, use A/D interrupt, internal RC clock.

```
BSF    STATUS,5    ;select page 1
MOVLW  00000010B  ;configure A/D inputs
MOVWF  ADCON1     ;configure A/D inputs
BCF    STATUS,5    ;select page 0
MOVLW  11000001B  ;CH0 = on, clear ADIF
MOVWF  ADCON0     ;tad = trc
MOVLW  11XXXXXXB  ;enable A/D interrupts
MOVWF  INTCON     ;and global INT
BSF    ADCON0,2   ;start conversion
```


Note: The GO/DONE bit should not be set in the same instruction which turns on the A/D.

Example:

```
Wrong:
      MOVLW  B'11000111"
      MOVWF  ADCON0

Correct:
      MOVLW  B'11000011'
      MOWF  ADCON0
      BSF    ADCON0, 2
```

FIGURE 6.6.1 - A/D CONTROL AND STATUS REGISTER (ADCON0, ADDRESS 08h)



PIC16C71

6.6.1 A/D CLOCKING SCHEME

The A/D converter operates on its own clock, tad, derived from either the OSC1 clock input or from its own on-chip RC oscillator as follows:

Control bit ADCS1, ADCS0	tad (must be > 2 μ s)
00	2 tosc
01	8 tosc
10	32 tosc
11	trc (2 μ s-6 μ s, 4 μ s nominal)

The conversion time for each bit is tad. The total conversion time is 10tad. Selection must be made such that tad is at least 2 μ s.

At low frequencies, the RC oscillator can be selected to maintain shorter conversion time. The RC oscillator frequency varies considerably with voltage, temperature and process parameters (2 μ s to 6 μ s period, nominally 4 μ s).

6.6.2 A/D OPERATION DURING SLEEP

To reduce operating current all biasing circuits in the A/D block that consume DC current are shut off when ADON bit is a '0'. If a conversion is in progress using RC oscillator, it will be completed. The ADIF interrupt flag bit will be set and the chip will wake up if the ADIE interrupt enable bit is a '1'. Since, during SLEEP, the switching noise is eliminated, the conversion accuracy will be the maximum possible. This provides a means for getting accurate conversions while operating the processor at high clock rates.

If SLEEP is invoked during a conversion that uses OSC1 clock, the conversion will be aborted. The A/D converter will be shut off. The user must re-initialize the conversion, starting with resampling.

FIGURE 6.6.2 - A/D CONTROL REGISTER (ADCON1, ADDRESS 88h)

U	U	U	U	U	U	R/W	R/W
-	-	-	-	-	-	PCFG1	PCFG0
PCFG1_0						bit0	
0 0	RA0, RA1	RA2	RA3	V _{REF}			
0 1	analog inputs	analog input	analog input	V _{DD}			
1 0	analog inputs	analog input	ref input	RA3			
1 1	analog inputs	digital I/O	digital I/O	V _{DD}			
	digital I/O	digital I/O	digital I/O	V _{DD}			

Address: 08h R/W: Readable & writable
 POR value: 00h R: Read only
 U: Unimplemented, reads as '0'

PCFG1, 0 configures the RA0-RA3 pins in various modes:

6.6.3 ANALOG INPUT CONNECTION CONSIDERATIONS

A simplified circuit for an analog input is shown in Figure 6.6.3.1. First, the user must configure the TRISA register such that the analog pins are configured as inputs. Second, since the analog pins are connected to digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore must be between VSS and VDD. If input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10KΩ is recommended for the analog sources. At this impedance, the maximum possible error caused by the leakage current is ±5 mV or ±0.25 LSB at VDD = VREF = 5V (10KΩ x 0.5 μA).

The other reason to limit the maximum source impedance is to be able to capture the analog input voltage on to the holding capacitor. The time constant to charge Chold is (see Figure 6.6.3.1):

$$\begin{aligned}
 &= Chold (Ric + Rss + Rs) \quad \text{where } Rs = \text{source impedance} \\
 &\approx 51.2 \text{ pF} (2K\Omega + Rs) \quad Ric + Rss \approx 2K\Omega \\
 &\approx 51.2 \text{ pF} \times 12K\Omega \quad (\text{assuming } Rs = 10K\Omega) \\
 &= 0.6144 \mu\text{s} = T
 \end{aligned}$$

from the capacitive charging equation:

$$V_{hold} = V_A (1 - e^{-t/T})$$

for 1/8 LSB error at VDD = 5V


$$e^{-t/T} = \frac{2.5 \text{ mV}}{5000 \text{ mV}}$$

$$\text{or } t \approx 7.6T = 4.67\mu\text{s} \text{ (required sampling time)}$$

External RC filter is sometimes added for anti-aliasing. Once again, the value of the R should be such that the total source impedance is kept under 10KΩ. Any external component connected to an analog input pin, such as a capacitor or a zener diode, should have very little leakage current.



FIGURE 6.6.3.1 - ANALOG INPUT MODEL



6.6.4 SAMPLE AND HOLD (S/H)

The sample and hold circuit consists of a sampling switch SS (Figure 6.6.3.1) and the S/H capacitor whose value is typically 51 pF.


As long as ADON control bit is '1' (bit 0, ADCON 0) and a valid analog input channel is selected, the input will be continuously sampled. There is no command to start or stop sampling. When a conversion is started, sampling is ended and conversion begins on the voltage across the S/H capacitor. The sample and hold, therefore can be more accurately described as "track and hold".

After a conversion is completed, sampling begins after a delay of $2t_{ad}$. (t_{ad} = A/D conversion clock). The user must keep this in mind when allowing for adequate sampling time.

6.6.5 TRANSFER FUNCTION

The ideal transfer function of the A/D converter is as follows: The first transition occurs when input voltage (V_A) is 1 LSB (or full scale/256). Figure 6.6.5.1 shows the ideal transfer function.


FIGURE 6.6.5.1 - TRANSFER FUNCTION



6.6.6 SUMMARY OF A/D REGISTERS

Register name/bits	Function	Address
ADRES	A/D result register	09h
ADCON0	A/D control and status register	08h
ADCON1	A/D control register	88h
INTCON (bit ADIE)	Interrupt control register	0Bh

FIGURE 6.6.6 - A/D CONVERSION TIMING DIAGRAM



7.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient temperature under bias	-55 to+ 125°C
Storage Temperature	- 65°C to +150°C
Voltage on any pin with respect to V _{SS} (except V _{DD} and MCLR)	-0.6V to V _{DD} +0.6 V
Voltage on V _{DD} with respect to V _{SS}	0 to +7.5 V
Voltage on MCLR with respect to V _{SS} (Note 2)	0 to +14 V
Total power Dissipation (Note 1)	800 mW
Max. Current out of V _{SS} pin	150 mA
Max. Current into V _{DD} pin	100 mA
Max. Current into an input pin	±500 µA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sunk by I/O port A	80 mA
Max. Output Current sunk by I/O port B	150 mA
Max. Output Current sourced by I/O port A	50 mA
Max. Output Current sourced by I/O port B	100 mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or compliance to AC and DC parametric specifications at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{oh}\} + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

2. Voltage spikes below V_{SS} at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to V_{SS}.

PIC16C71

7.1 DC CHARACTERISTICS: PIC16C71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C71-16 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage $V_{DD} = 4.0\text{V}$ to 6.0V				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage	V_{DD}	4.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
RAM Data Retention Voltage (Note 2)	V_{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V_{POR}		V_{SS}		V	See section 5.2 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S_{VDD}	0.05*			V/ns	See section 5.2 for details on power on reset
Supply Current (Note 3)	I_{DD}		1.8 35 9	3.3 70 20	mA μA mA	$F_{osc} = 4\text{ MHz}$, $V_{DD} = 5.5\text{V}$ (Note 5) $F_{osc} = 32\text{ KHz}$, $V_{DD} = 4.0\text{V}$, WDT disabled, LP osc config., A/D off (Note 6) $F_{osc} = 16\text{ MHz}$, $V_{DD} = 5.5\text{V}$, HS osc configuration (PIC16C71-16)
Power Down Current (Note 4)	I_{PD}		7 1.0 1.0 1.0	28 14 16 20	μA μA μA μA	$V_{DD} = 4.0\text{V}$, WDT enabled, -40°C to $+125^{\circ}\text{C}$ $V_{DD} = 4.0\text{V}$, WDT disabled, 0°C to $+70^{\circ}\text{C}$ $V_{DD} = 4.0\text{V}$, WDT disabled, -40°C to $+85^{\circ}\text{C}$ $V_{DD} = 4.0\text{V}$, WDT disabled, -40°C to $+125^{\circ}\text{C}$

* These parameters are characterized but not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD} , $\overline{\text{MCLR}} = V_{DD}$; WDT enabled/disabled as specified.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} .

Note 5: For RC osc configuration, current through R_{ext} is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.

Note 6: For current contribution due to A/D module, see section 7.5.

7.2 DC CHARACTERISTICS: PIC16LC71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage $V_{DD} = 3.0\text{V}$ to 6.0V				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage	V_{DD}	3.0 4.5		6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
RAM Data Retention Voltage (Note 2)	V_{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V_{POR}		V_{SS}		V	See section 5.2 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S_{VDD}	0.05*			$V_{DD}/\mu\text{s}$	See section 5.2 for details on power on reset
Supply Current (Note 3)	I_{DD}		1.8 15	3.3 32	mA μA	$F_{osc} = 4\text{ MHz}$, $V_{DD} = 5.5\text{V}$ (Note 5) $F_{osc} = 32\text{ KHz}$, $V_{DD} = 3.0\text{V}$, WDT disabled, LP osc config., A/D off (Note 6)
Power Down Current (Note 4)	I_{PD}		5 0.6 0.6 0.6	20 9 12 16	μA μA μA μA	$V_{DD} = 3.0\text{V}$, WDT enabled, -40°C to $+125^{\circ}\text{C}$ $V_{DD} = 3.0\text{V}$, WDT disabled, 0°C to $+70^{\circ}\text{C}$ $V_{DD} = 3.0\text{V}$, WDT disabled, -40°C to $+85^{\circ}\text{C}$ $V_{DD} = 3.0\text{V}$, WDT disabled, -40°C to $+125^{\circ}\text{C}$

* These parameters are characterized but not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD} , $\overline{\text{MCLR}} = V_{DD}$; WDT enabled/disabled as specified.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} .

Note 5: For RC osc configuration, current through R_{ext} is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.

Note 6: For current contribution due to A/D module, see section 7.5.



PIC16C71

7.3 DC CHARACTERISTICS: PIC16C71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C71-16 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive, $-40 \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage V_{DD} range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR, RTCC, OSC1 (in RC configuration) OSC1 (in XT, HS and LP configuration)	V_{IL}	V_{SS} V_{SS} V_{SS}		$0.2 V_{DD}$ $0.2 V_{DD}$ $0.3 V_{DD}$	V V V	Note 2
Input High Voltage I/O ports MCLR, RTCC, OSC1 (in RC configuration)	V_{IH}	2.0 $0.36 V_{DD}$ $0.85 V_{DD}$		V_{DD} V_{DD}	V V	$V_{DD} \leq 5.5\text{V}$ For entire V_{DD} range Note 2, 5
Input Leakage Current (Notes 3, 4) I/O port RB I/O port RA MCLR, RTCC OSC1	I_{IL}			± 1 ± 0.5 ± 5 ± 5	μA μA μA μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, XT, HS and LP osc configuration
Output Low Voltage I/O Ports OSC2/CLKOUT (RC osc configuration)	V_{OL}			0.6 0.6 0.6 0.6	V V V V	$I_{OL} = 8.5\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OL} = 7.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$ $I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OL} = 1.2\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (RC osc configuration)	V_{OH}	$V_{DD}-0.7$ $V_{DD}-0.7$ $V_{DD}-0.7$ $V_{DD}-0.7$			V V V V	$I_{OH} = -3.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OH} = -2.5\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$ $I_{OH} = -1.3\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OH} = -1.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: RA4/RTCC open collector output. Maximum pull-up voltage = V_{DD} .

7.4 AC CHARACTERISTICS: PIC16C71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C71-16 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature -40°C ≤ TA ≤ +125°C for automotive, -40 ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial Operating voltage VDD range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
External CLOCKIN Frequency (Note 2)	FOSC	DC		4	MHz	XT and RC osc mode
	FOSC	DC		4	MHz	HS osc mode (PIC16C71-04, PIC16LC71-04)
	FOSC FOSC	DC DC		16 200	MHz KHz	HS osc mode (PIC16C71-16) LP osc mode
Oscillator Frequency (Note 2)	FOSC	DC		4	MHz	RC osc mode
	FOSC	0.1		4	MHz	XT osc mode
	FOSC	1		4	MHz	HS osc mode (PIC16C71-04 PIC16LC71-04)
	FOSC FOSC	1 DC		16 200	MHz KHz	HS osc mode (PIC16C71-16) LP osc mode
Instruction Cycle Time (Note 2)	TCY	0.25	4/FOSC	DC	μs	
External Clock in Timing (Note 4) Clock in (OSC1) High or Low Time XT oscillator type LP oscillator type HS oscillator type Clock in (OSC1) Rise or Fall Time XT oscillator type LP oscillator type HS oscillator type	TCKHLXT	50*			ns	
	TCKHLLP	2*			μs	
	TCKHLHS	20*			ns	
	TCKRFXT	25*			ns	
	TCKRFLP	50*			ns	
	TCKRFHS	25*			ns	
	RESET Timing MCLR Pulse Width (low)	TMCL	100*			ns
RTCC Input Timing, No Prescaler RTCC High Pulse Width RTCC Low Pulse Width	TRTH	0.5 TCY + 20*			ns	Note 3
	TRTL	0.5 TCY + 20*			ns	Note 3
RTCC Input Timing, With Prescaler RTCC High Pulse Width RTCC Low Pulse Width RTCC Period	TRTH	10*			ns	Note 3
	TRTL	10*			ns	Note 3
	TRTP	$\frac{TCY + 40}{N}$ *			ns	Note 3. Where N = prescale value (2, 4, ..., 256)
	Watchdog Timer Timeout Period (No Prescaler)	TWDT	7*	18	33*	ms
OST/PWRT Timings Oscillation Start-up Timer Period Power up timer period	TOST		1024 tosc		ms	tosc = OSC1 period
	TPWRT	28*	72	132*	ms	VDD = 5V, -40°C to +125°C
I/O Timing I/O Pin Input Valid Before CLKOUT↑ I/O Pin Input Hold After CLKOUT↑ I/O Pin Output Valid After CLKOUT↓	TioV2ckH	0.25 TCY + 30			ns	
	TckH2ioI	0			ns	
	TioV2ckL			40	ns	

* These parameters are characterized but not tested.
 For notes refer to top of page 46.



NOTES TO TABLE 7.4

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: Instruction cycle period (Tcy) equals four times the input oscillator time base period.
All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.
When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- Note 3: For a detailed explanation of RTCC input clock requirements see section 6.4.1.
- Note 4: Clock-in high-time is the duration for which clock input is at VIHOSC or higher. Clock-in low-time is the duration for which clock input is at VIHOSC or lower.

7.5 A/D CONVERTER CHARACTERISTICS:

PIC16C71-04 (COMMERCIAL/INDUSTRIAL, AUTOMOTIVE) PIC16C71-16 (COMMERCIAL/INDUSTRIAL, AUTOMOTIVE) PIC16LC71-04 (COMMERCIAL/INDUSTRIAL, AUTOMOTIVE)

Standard Operating Conditions (unless otherwise stated)						
Operating temperature -40°C ≤ TA ≤ +125°C for automotive, -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial						
Operating voltage VDD range as described in DC spec table 7.1						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Resolution	NR	-	-	8 Bits	-	VREF = VDD = 5.12V (Note 2)
Integral error	NINT	-	-	less than ±1 LSB	-	VREF = VDD = 5.12V (Note 2)
Differential error	NDIF	-	-	less than ±1 LSB	-	VREF = VDD = 5.12V (Note 2)
Full scale error	NFS	-	-	less than ±1 LSB	-	VREF = VDD = 5.12V (Note 2)
Offset error	NOFF	-	-	less than ±1 LSB	-	VREF = VDD = 5.12V (Note 2)
Monotonicity	-	-	guaranteed	-	-	-
Reference voltage	VREF	3.0 V	-	VDD + 0.3 V	V	-
Analog input voltage	VAIN	VSS - 0.3	-	VREF	V	-
Recommended impedance of analog voltage source	ZAIN	-	-	10.0	KΩ	-
A/D clock period	tad	-	2tosc 8tosc 32tosc 4.0	-	-	ADCS1,0 = 00 (for tosc ≥ 1 μs) ADCS1,0 = 01 (for tosc ≥ 0.25 μs) ADSC1,0 = 10 (for tosc ≥ 62.5 ns) ADSC1,0 = 11 (RC oscillator source is selected)
Conversion time (not including S/H time)	TCONV	-	10tad	-	-	-
Sampling time	TSMP	5	-	-	μs	For 10KΩ source impedance, to guarantee less than 1/8 LSB sampling error. (Note 3)
A/D conversion current (VDD)	IAD	-	180	-	μA	Average current consumption when A/D is on (Note 4)
VREF input current (Note 5)	IREF	-	-	1 10	mA μA	During charging All other times

Note 1: All entries in the "typ" column are at 5V, 25°C unless otherwise stated.

Note 2: The error will be more for lower VREF and/or lower VDD.

Note 3: Sampling time may be less (or more) if source impedance is smaller (or higher). Also note that sampling begins after 2tad delay after a conversion is completed.

Note 4: When A/D is off, it will not consume any current other than minor leakage current. The power down current spec includes any such leakage from the A/D module.

Note 5: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

7.6 A/D CONVERTER CHARACTERISTICS:

PIC16LC71-04 (COMMERCIAL/INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)					Conditions
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40 \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial Operating voltage V_{DD} range as described in DC spec table 7.1					
Characteristic	Sym	Min	Typ (Note 1)	Max	Units		
Resolution	NR	-	-	8 Bits	-	$V_{REF} = V_{DD} = 3.0\text{V}$ (Note 2)	
Integral error	NINT	-	-	less than ± 2 LSB	-	$V_{REF} = V_{DD} = 3.0\text{V}$ (Note 2)	
Differential error	NDIF	-	-	less than ± 2 LSB	-	$V_{REF} = V_{DD} = 3.0\text{V}$ (Note 2)	
Full scale error	NFS	-	-	less than ± 1 LSB	-	$V_{REF} = V_{DD} = 3.0\text{V}$ (Note 2)	
Offset error	NOFF	-	-	less than ± 2 LSB	-	$V_{REF} = V_{DD} = 3.0\text{V}$ (Note 2)	
Monotonicity	-	-	guaranteed	-	-		
Reference voltage	V_{REF}	3.0 V	-	$V_{DD} \pm 0.3$	V		
Analog input voltage	V_{AIN}	$V_{SS} - 0.3$	-	V_{REF}	V		
Recommended impedance of analog voltage source	Z_{AIN}	-	-	10.0	K Ω		
A/D clock period	t_{AD}	-	2 t_{OSC} 8 t_{OSC} 32 t_{OSC} 6.0	- - - 9.0	- - - μs	ADCS1,0 = 00 (for $t_{OSC} \geq 1 \mu\text{s}$) ADCS1,0 = 01 (for $t_{OSC} \geq 0.25 \mu\text{s}$) ADCS1,0 = 10 (for $t_{OSC} \geq 62.5 \text{ ns}$) ADCS1,0 = 11 (RC oscillator source is selected)	
Conversion time (not including S/H time)	T_{CNV}	-	10 t_{AD}	-	-		
Sampling time	T_{SMP}	5	-	-	μs	For 10K Ω source impedance, to guarantee less than 1/8 LSB sampling error. (Note 3)	
A/D conversion current (V_{DD})	I_{AD}	-	90	-	μA	Average current consumption when A/D is on (Note 4)	
V_{REF} input current (Note 5)	I_{REF}	-	-	1 10	mA μA	During charging All other times	

Note 1: All entries in the "typ" column are at 5V, 25°C unless otherwise stated.

Note 2: These specifications apply if $V_{REF} = 3.0\text{V}$ and if $V_{DD} \geq 3.0\text{V}$.

Note 3: Sampling time may be less (or more) if source impedance is smaller (or higher). Also note that sampling begins after 2 t_{AD} delay after a conversion is completed.

Note 4: When A/D is off, it will not consume any current other than minor leakage current. The power down current spec includes any such leakage from the A/D module.

Note 5: V_{REF} current is from RA3 pin or V_{DD} pin, whichever is selected as reference input.

PIC16C71

7.7 AC CHARACTERISTICS: PIC16C71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C71-16 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC71-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40 \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage V_{DD} range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
I/O Timing (cont.)						
I/O Pin Input Valid Before OSC \uparrow (I/O Setup Time)	$T_{ioV2osH}$	TBD			ns	
OSC1 \uparrow to I/O pin input invalid (I/O hold time)	$T_{osH2ioL}$	TBD			ns	
OSC1 \uparrow to I/O pin output valid	$T_{osH2ioV}$			TBD	ns	
I/O pin output rise time	T_{ioR}			TBD	ns	
I/O pin output fall time	T_{ioF}			TBD	ns	
Interrupt Timing						
INT pin high or low time	T_{intP}	20			ns	
RB <7:4> input change time for interrupt to be recognized	T_{rbP}	20			ns	
Capacitive Loading Specs on Output Pins						
OSC2 pin	C_{osc2}			15	pF	

* These parameters are characterized, but not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Instruction cycle period (T_{cy}) equals four times the input oscillator time base period.

All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Note 3: For a detailed explanation of RTCC input clock requirements see section 6.4.1.

Note 4: Clock-in high-time is the duration for which clock input is at V_{IHosc} or higher. Clock-in low-time is the duration for which clock input is at V_{ILosc} or lower.

Note 5: All AC parameters are tested or characterized with these capacitive loads.

Note 6: CLKOUT is available only in RC oscillator mode.

7.7.1 ELECTRICAL STRUCTURE OF PINS

FIGURE 7.7.1 - ELECTRICAL STRUCTURE OF I/O PINS (RB)




FIGURE 7.7.2 - ELECTRICAL STRUCTURE OF I/O PINS (RA)





FIGURE 7.7.3 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



Notes to figures 7.7.1 and 7.7.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). R_{in} is a small resistance to further protect the input buffer from ESD.

2

PIC16C71

8.0 TIMING DIAGRAMS

FIGURE 8.0.1 - RTCC TIMING





FIGURE 8.0.2 - INPUT/OUTPUT TIMING FOR I/O PORTS




**9.0 DC & AC CHARACTERISTICS
GRAPHS/TABLES:**

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3s) and (mean - 3s) respectively where s is standard deviation.

**FIGURE 9.0.1 - TYPICAL RC OSCILLATOR
FREQUENCY vs.
TEMPERATURE**




2

**FIGURE 9.0.2 - TYPICAL RC OSCILLATOR
FREQUENCY vs VDD***




*Measured on PDIP Packages.

**FIGURE 9.0.3 - TYPICAL RC OSCILLATOR
FREQUENCY vs VDD***



*Measured on PDIP Packages.

FIGURE 9.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



*Measured on PDIP Packages.

TABLE 9.0.1 - RC OSCILLATOR FREQUENCIES*

Cext	Rext	Average Fosc @ 5V, 25°C	
		Frequency	Percentage Variation
20pf	4.7k	4.52 MHz	± 17.35%
	10k	2.47 MHz	± 10.10%
	100k	290.86 KHz	± 11.90%
100pf	3.3k	1.92 MHz	± 9.43%
	4.7k	1.49 MHz	± 9.83%
	10k	788.77 KHz	± 10.92%
	100k	88.11 KHz	± 16.03%
300pf	3.3k	726.89 KHz	± 10.97%
	4.7k	573.95 KHz	± 10.14%
	10k	307.31 KHz	± 10.43%
	100k	33.82 KHz	± 11.24%

*Measured on PDIP Packages.

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value for VDD = 5V.

FIGURE 9.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C







FIGURE 9.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C



**FIGURE 9.0.7 - MAXIMUM I_{pd} vs V_{DD}
WATCHDOG DISABLED**




**FIGURE 9.0.8 - MAXIMUM I_{pd} vs V_{DD}
WATCHDOG ENABLED***



* I_{PD}, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 9.0.9 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs V_{DD}



PIC16C71

FIGURE 9.0.10 - V_{IH} , V_{IL} OF MCLR, RTCC AND OSC1 (IN RC MODE) vs V_{DD}




FIGURE 9.0.11 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs V_{DD}




FIGURE 9.0.12 - TYPICAL I_{DD} vs FREQ (EXT CLOCK, 25°C)





FIGURE 9.0.13 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -40° to +85°C)



PIC16C71

FIGURE 9.0.13A - MAXIMUM I_{DD} vs FREQ WITH A/D OFF (EXT CLOCK, -55° to +125°C)




FIGURE 9.0.14 - WDT Timer Time-out Period vs V_{DD}




FIGURE 9.0.15 - Transconductance (gm) of HS Oscillator vs V_{DD}




FIGURE 9.0.16 - Transconductance (gm) of LP Oscillator vs VDD




FIGURE 9.0.17 - Transconductance (gm) of XT Oscillator vs VDD




FIGURE 9.0.18 - I_{OH} vs V_{OH}, VDD = 3V




FIGURE 9.0.19 - I_{OH} vs V_{OH}, VDD = 5V




FIGURE 9.0.20 - IOL vs VOL, VDD = 3V




FIGURE 9.0.21 - IOL vs VOL, VDD = 5V





TABLE 9.0.2 - INPUT CAPACITANCE *

Pin Name	Typical Capacitance (pF)	
	18L PDIP	18L SOIC
RA port	5.0	4.3
RB port	5.0	4.3
MCLR	17.0	17.0
OSC1	4.0	3.5
OSC2/CLKOUT	4.3	3.5
RTCC	3.2	2.8

* All capacitance values are typical at 25°C. A part to part variation of ±25% (three standard deviations) should be taken into account.

10.0 PACKAGING DIAGRAMS AND DIMENSIONS

10.1 18-LEAD PLASTIC DUAL IN-LINE (.300 mil)




2

Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

PIC16C71

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)


10.2 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A_1	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	—	0.1016		—	0.004	

10.3 PACKAGE MARKING INFORMATION


18L PDIP




Example




18L SOIC




Example



18L Cerdip



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.
Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.		

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

11.0 PROGRAMMING THE PIC16C71

The PIC16C71 is programmed using one of two methods, serial or parallel. The serial mode will allow the PIC16C71 to be programmed while in the users system using only five pins: VDD, VSS, MCLR/VPP, RB6 and RB7. This allows for increased design flexibility. The parallel mode will provide faster programming as the data is loaded into the PIC16C71 with a greater throughput. Either mode may be selected at the start of the programming process. The parallel mode is intended for programmers. In either mode, both program and data memory can be programmed. You can get complete programming information in the PIC16C71 programming specification (DS30189).

12.0 DEVELOPMENT SUPPORT

12.1 Development Tools

The PIC16C5X and PIC16CXX microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MASTER™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- Assembler
- Software Simulator

12.2 PICMASTER™: High Performance Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows™ 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT® platform and Windows 3.X environment was chosen to best make these features available to you, the end user.

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC Host Emulation Control Software

The Windows 3.X System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.


Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

12.3 PRO MASTER™: Universal Programmer

The PRO MASTER Universal Programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable V_{DD} and V_{PP} supplies which allows it to verify programmed memory at V_{DD} min and V_{DD} max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

FIGURE 12.2 - PICMASTER SYSTEM CONFIGURATION



In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. PRO MASTER supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

12.4 PICSTART™ Programmer

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS232) ports. A PC based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based.

12.5 Assembler

The Assembler is a PC hosted software development tool supporting the PIC16C5X and PIC16CXX series microcontrollers. It offers a full featured Macro and Conditional assembly capability. It can also generate various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

12.6 Software Simulator

The Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16C5X and PIC16CXX series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. Two forms of symbolic debugging are available: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.7 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed below:

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator with your choice of Target Probe, PRO MASTER Programmer, Assembler, Software Simulator and Samples.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples

APPENDIX A

The following are the list of modifications over the PIC16C5X microcontroller family:

1. Instruction word length is increased to 14 bit. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from status register.
3. Data memory paging is redefined slightly. Status register is modified.
4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
5. OPTION and TRIS registers are made addressible.
6. Interrupt capability is added. Interrupt vector is at 0004h.
7. Stack size is increased to 8 deep.
8. Reset vector is changed to 0000h.
9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
10. Wake up from SLEEP through interrupt is added.
11. Two separate timers oscillator start-up timer (OST) and power-up timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
12. PortB has weak pull-ups and interrupt on change feature.
13. RTCC pin is also a port pin (RA4) now.
14. Location 07h (PortC) is unimplemented and not a general purpose register.
15. FSR is made a full eight bit register.
16. "In system programming" is made possible. The user can program the PIC16C71 using only five pins: VDD, VSS, MCLR/VPP, RB6 (clock) and RB7 (data in/out).

APPENDIX B

To convert code written for PIC16C5X to PIC16C71, the user should take the following steps:

1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
3. Eliminate any data memory page switching. Re-define data variables to reallocate them.
4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
5. Change reset vector to 0000h.
6. Note that location 07h is an unimplemented data memory location.

Index

Absolute maximum specs	41	QTP devices	4
AC characteristics COM/IND/AUTO	45-48	Real Time Clock/Counter (RTCC)	12,32-35
A/D converter	37-40	Register File Map	7,8
ADCON0	37-38	RESET	20,21
ADCON1	38	SLEEP	25
ADRES	37-38	SQTP	4
Assembler	62-64	Stack	7
Block diagrams:		Status register	9
Chip	2	Technical support	
I/O Pin	49	BBS	67
On-Chip Reset Circuit	20	Sales offices	68
Port Pins RB<3:0>	29	Timing diagrams	
Port Pins RB<7:4>	29	A/D timing	40
RA0-RA3 Pins	28	I/O operation	31
RA4 Pin	29	Interrupt	11
RTCC	32	I/O timing for I/O ports	50
RTCC/WDT Prescaler	34	Power On Reset	22
Brown-out protection circuit	23	RTCC timing	32-34,50
Code protection	27	RTCC interrupt timing	33
Configuration fuses	27	Wake-up from SLEEP	26
DC characteristics COM/IND/AUTO	42-44	TO bit	9
Development support	62	TRIS registers	28-30
Direct addressing	8,9	Typical characteristics graphs	
External power on reset circuit	20	I _{DD} vs freq	55,56
Features overview	1	I _{OH} vs V _{OH}	57
File register descriptions		I _{OL} vs V _{OL}	58
f00	9	I _{pd} vs V _{DD} Watchdog Disabled	52,53
f01	9	I _{pd} vs V _{DD} Watchdog Enabled	52,53
f02	9	RC osc freq vs temp	51
f03	9	RC osc freq vs V _{DD}	51,52
FSR (File select register)	9	Transconductance of HS osc vs V _{DD}	56
I/O ports	28-31	Transconductance of LP osc vs V _{DD}	57
ID locations	27	Transconductance of XT osc vs V _{DD}	57
Indirect addressing	8,9	V _{IH} , V _{IL} of MCLR, RTCC and OSC1	
Instruction descriptions	15	(in RC mode) vs V _{DD}	54
Instruction set	14	V _{TH} of I/O pins vs V _{DD}	53
INTCON	12	V _{TH} of OSC1 Input (in XT, HS and LP modes)	
Interrupts	11-12	vs V _{DD}	54
OPTION register	36	WDT period vs V _{DD}	56
Oscillator	2,4,23-25	UV Erasable devices	4
Oscillator Start-up Timer	20,21	W register	10
OTP devices	4	WDT	23
Package information	59,60		
Package marking information	61		
Page select (Program memory)	6		
PCL	7		
PCLATH	7		
PD bit	9		
Pin-out information	1		
PortA	28-29		
PortB	29-30		
Power Down mode (SLEEP)	20		
Power On Reset	20,21		
Prescaler (RTCC/WDT)	34		
Program Counter	7		
Programmer	64		

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see last page of Data Sheet for listing)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local Compuserve number (Compuserve membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the Compuserve communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use Compuserve membership services, therefore **you do not need Compuserve membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local Compuserve agent for details if you have a problem. Compuserve services allows multiple users at baud rates up to 9600.

To connect:


1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal Compuserve setting which is 7E1.
2. Dial your local Compuserve phone number.
3. Type **<ENTER>** and a garbage string will appear because Compuserve is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name :` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find Compuserve's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local Compuserve number. After the system responds with `Host Name :`, type **NETWORK<ENTER>** and follow Compuserve's directions.

PIC16C71

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



8-Bit CMOS EEPROM Microcontroller

FEATURES

High performance RISC-like CPU

- Only 35 single word instructions to learn
- All instructions single cycle (400 ns) except for program branches which are two-cycle
- Operating speed: DC - 10 MHz clock input
DC - 400 ns instruction cycle
- 14-bit wide instructions
- 8-bit wide data path
- 1024 x 14 on-chip EEPROM program memory
- 36 x 8 general purpose registers (SRAM)
- 15 special function hardware registers
- 64 x 8 EEPROM data memory
- 8 levels deep hardware stack
- Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External INT pin
 - RTCC timer overflow
 - PortB<7:4> interrupt on change
 - Data EEPROM write complete


Peripheral features

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- 8-bit real time clock/counter (RTCC) with 8-bit programmable prescaler

Special microcontroller features

- Power-on reset
- Power-up timer
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EEPROM fuse for code-protection
- Power saving SLEEP mode
- User selectable oscillator options:
 - RC oscillator: RC
 - Crystal/resonator: XT
 - High-speed crystal/resonator: HS
 - Power-saving low-frequency crystal: LP
- Serial, In-System Programming (ISP) of EEPROM program and data memory using only two pins

FIGURE A - PIN CONFIGURATION



CMOS technology

- Low-power, high-speed CMOS EEPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 6.0V
 - Industrial: 2.0V to 6.0V
 - Automotive: 2.0V to 6.0V
- Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μ A typical @ 2V, 32 KHz
 - < 1 μ A typical standby current @ 2V

INTRODUCTION

The PIC16C84 is a high-performance, low-cost, CMOS, fully-static 8-bit microcontroller with 1K x 14 EEPROM program memory and 64 bytes of EEPROM data memory. It is the second member of an enhanced family of PIC16CXX microcontrollers (customers familiar with the PIC16C5X products may refer to Appendix A for a list of enhancements).

Its high performance is due to instructions that are all single word (14-bit wide), which execute in single cycle (400 ns at 10 MHz clock) except for program-branches which take two cycles (800 ns).

The PIC16C84 has four interrupt sources and an eight level hardware stack.

The peripherals include an 8-bit timer/counter with an 8-bit prescaler (effectively a 16 bit timer) and 13 bi-directional I/O pins. The high current drive (25 mA max. sink, 20 mA max source) of the I/O pins help reduce external drivers and therefore, system cost.

The PIC16C84 product is supported by an assembler, an in-circuit emulator and a production quality programmer. These tools are supported on IBM PC and compatible machines.

PIC16C84

FIGURE B - PIC16C84 BLOCK DIAGRAM




Table of Contents

Features	1
Introduction	1
1.0 General Description	4
1.1 Compatibility with PIC16C5X	4
1.2 Applications	4
2.0 PIC16C84 Device Varieties	4
2.1 Quick-Turnaround-Production (QTP) Devices	4
2.2 Serialized Quick-Turnaround-Production (SQTP) Devices	4
3.0 Architectural Overview	5
3.1 PIC16C84 Pinout Descriptions	5
3.2 Clocking Scheme/Instruction Cycle	6
3.3 Instruction Flow/Pipelining	6
3.4 Program Memory Organization	6
3.5 Program Counter Module	7
3.6 Stack	7
3.7 Register File Organization	7
3.7.1 Register File Addressing Modes	7
3.8 Indirect Addressing Register (f00)	9
3.8.1 RTCC (f01)	9
3.8.2 PCL (f02)	9
3.9 STATUS Register (f03)	9
3.9.1 Carry/Borrow and Digit Carry/Borrow Bits	9
3.9.2 Time Out and Power Down Status Bits (TO, PD)	9
3.10 Arithmetic and Logic Unit (ALU)	11
3.11 W Register	11
3.12 Interrupts	11
3.12.1 INT Interrupt	11
3.12.2 RTCC Interrupt	11
3.12.3 Port RB Interrupt	11

3.12.4 EEPROM Write Interrupt	11
4.0 Instruction Set Summary	13
4.1 Instruction Set	14
4.2 Instruction Description	15
5.0 Special Features of the CPU	21
5.1 Reset	21
5.2 Power-on-Reset (POR), Power-up-Timer (PWRT) and Oscillator Start-up Timer (OST)	21
5.3 Watchdog Timer (WDT)	24
5.3.1 WDT Period	24
5.3.2 WDT Programming Considerations	24
5.4 Oscillator Configurations	24
5.4.1 Oscillator Types	24
5.4.2 Crystal Oscillator	24
5.4.3 RC Oscillator	25
5.5 Power Down Mode (SLEEP)	26
5.5.1 Wake-up from SLEEP	26
5.6 Configuration Fuses	26
5.7 ID Locations	26
5.8 Code Protection	26
5.8.1 Verifying a Code-Protected Part	26
6.0 Overview of Peripherals	28
6.1 PortA	28
6.2 PortB	29
6.3 I/O Programming Considerations	31
6.3.1 Bidirectional I/O Ports	31
6.3.2 Successive Operations on I/O Ports	31
6.4 Real Time Clock/Counter (RTCC)	32
6.4.1 Using RTCC with External Clock	32
6.4.2 Prescaler	34
6.5 OPTION Register	37

6.6	EEPROM Data Memory	37
6.6.1	Reading the EEPROM Data Memory	37
6.6.2	Writing to the EEPROM Data Memory	37
6.6.3	EECON1 and EECON2 Registers	38
6.6.4	Protection Against Spurious Write	38
7.0	Electrical Characteristics	39
7.1	DC Characteristics	40
7.2	DC Characteristics	41
7.3	DC Characteristics	42
7.4	AC Characteristics	43
7.5	Electrical Structure of Pins	45
8.0	Timing Diagrams	46
9.0	DC and AC Characteristics Graphs/Tables	47
10.0	Packaging Diagrams and Dimensions	55
10.1	18-Lead Plastic Dual In-Line (.300 mil)	55
10.2	18-Lead Plastic Surface Mount (SOIC, 300 mil)	56
10.3	Package Marking Information	57
11.0	Programming the PIC16C84	58
12.0	Development Support	59
12.1	Development Tools	59
12.2	PICMASTER: High Performance Universal In-Circuit Emulator System	59
12.3	PRO MASTER: Universal Programmer	59
12.4	PICSTART Programmer	60
12.5	Assembler	60
12.6	Software Simulator	60
12.7	Development Systems	60
Appendix A		61
Appendix B		61
Index		62
Connecting to Microchip BBS		63
Sales and Support		64

7.5.1	Electrical Structure of I/O Pins (RA, RB)	45
7.5.2	Electrical Structure of MCLR and RTCC Pins	45
8.0.1	RTCC Timing	46
8.0.2	Input/Output Timing for I/O Ports	46
9.0.1	Typical RC Oscillator Frequency vs. Temperature	47
9.0.2	Typical RC Oscillator Frequency vs V _{DD}	47
9.0.3	Typical RC Oscillator Frequency vs V _{DD}	47
9.0.4	Typical RC Oscillator Frequency vs V _{DD}	48
9.0.5	Typical I _{pd} vs V _{DD} Watchdog Disabled 25°C	48
9.0.6	Typical I _{pd} vs V _{DD} Watchdog Enabled 25°C	48
9.0.7	Maximum I _{pd} vs V _{DD} Watchdog Disabled	49
9.0.8	Maximum I _{pd} vs V _{DD} Watchdog Enabled	49
9.0.9	V _{TH} (Input Threshold Voltage) of I/O Pins vs V _{DD}	49
9.0.10	V _{IH} , V _{IL} of MCLR, RTCC and OSC1 (in RC Mode) vs V _{DD}	50
9.0.11	V _{TH} (Input Threshold Voltage) of OSC1 Input (In XT, HS, and LP Modes) vs V _{DD}	50
9.0.12	Typical I _{DD} vs Freq. (EXT Clock, 25°C)	51
9.0.13	Maximum I _{DD} vs Freq. (EXT Clock, -40° to +85°C)	51
9.0.14	WDT Timer Time-out Period vs V _{DD}	52
9.0.15	Transconductance (gm) of HS Oscillator vs V _{DD}	52
9.0.16	Transconductance (gm) of LP Oscillator vs V _{DD}	52
9.0.17	Transconductance (gm) of XT Oscillator vs V _{DD}	52
9.0.18	I _{OH} vs V _{OH} , V _{DD} = 3V	53
9.0.19	I _{OH} vs V _{OH} , V _{DD} = 5V	53
9.0.20	I _{OL} vs V _{OL} , V _{DD} = 3V	53
9.0.21	I _{OL} vs V _{OL} , V _{DD} = 5V	53
12.1.1	PICMASTER	59
12.1.2	PICMASTER System Configuration	59
12.1.3	PICMASTER Typical Screen	60

Table of Figures

A	Pin Configuration	1
B	PIC16C84 Block Diagram	2
3.2.1	Clock/Instruction Cycle	6
3.4.1	Program Memory Map and Stack	6
3.5.1	Loading of PC in Different Situations	7
3.7.1	Register File Map	7
3.7.1.1	Direct/Indirect Addressing	8
3.7.2	Register File Summary (PIC16C84)	8
3.9.1	Status Register	10
3.12.1	Interrupt Logic	11
3.12.1.1	INT Pin Interrupt Timing	12
3.12.2	INTCON Register	12
5.0.1	Simplified Block Diagram of On-Chip Reset Circuit	21
5.2.1	Time-out Sequence on Power-up (MCLR not Tied to V _{DD}): Case 1	23
5.2.2	Time-out Sequence on Power-up (MCLR not Tied to V _{DD}): Case 2	23
5.2.3	Time-out Sequence on Power-up (MCLR Tied to V _{DD})	23
5.2.4	External Power on Reset Circuit	24
5.2.5	Brown Out Protection Circuit 1	24
5.2.6	Brown Out Protection Circuit 2	24
5.4.1	Crystal Operation (or Ceramic Resonator) (HS, XT or LP OSC Configuration)	25
5.4.2	External Clock Input Operation (HS, XT or LP OSC Configuration)	25
5.4.3	RC Oscillator (RC Type Only)	25
5.5.1.1	Wake Up from SLEEP Through Interrupt	27
5.6.1	Configuration Word	28
6.1.1	Block Diagram of RA0 - RA3 Pins	28
6.1.2	Block Diagram of RA4 Pin	29
6.2.1	Block Diagram of Port Pins RB<7:4>	30
6.2.2	Block Diagram of Port Pins RB<3:0>	30
6.3.1	Successive I/O Operation	32
6.4.1	RTCC Block Diagram (Simplified)	33
6.4.2	RTCC Timing: INT Clock/No Prescale	33
6.4.3	RTCC Timing: INT Clock/Prescale 1:2	33
6.4.4	RTCC Interrupt Timing	34
6.4.2.1	RTCC Timing with External Clock	35
6.4.3.1	Block Diagram of the RTCC/WDT Prescaler	35
6.5.1	OPTION Register	36
6.6.3.1	EECON1 Register	38

Table of Tables

3.9.2.1	Events Affecting PD/TO Status Bits	10
3.9.2.2	PD/TO Status After Reset	10
4.1	Instruction Set	14
5.1.1	Reset Conditions for Registers	22
5.2.1	Time-out in Various Situations	22
5.4.1	Capacitor Selection for Ceramic Resonators	25
5.4.2	Capacitor Selection for Crystal Oscillator	25
6.1.1	PortA Functions	29
6.1.2	Summary of PortA Registers	29
6.2.1	PortB Functions	31
6.2.2	Summary of PortB Registers	31
6.4	Summary of RTCC Registers	35
6.6.2	Summary of EEPROM Registers	37
9.0.1	RC Oscillator Frequencies	48
9.0.2	Input Capacitance	54

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated in the United States.

PICMASTER, PRO MASTER and PICSTART are trademarks of Microchip Technology Incorporated.

IBM PC and AT are registered trademarks of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

1.0 GENERAL DESCRIPTION

The PIC16C84 is a low-cost, high-performance, CMOS, fully static, EEPROM-based 8-bit microcontroller. The EEPROM program memory is intended to be used for code development as well as One-Time-Programmable memory for full production. The program memory can not be updated during code execution. However, a special "in-system-programming" capability using only two pins to serially input and output data allows users to update program code of the PIC16C84 embedded in a system. The EEPROM data memory (64 bytes) is readable and writable during normal execution at full VDD range (2.0V - 6.0V).

The PIC16C84 employs an advanced RISC-like architecture. A reduced set of 35 instructions, single word instructions (14-bit wide), single cycle instructions except for 2-cycle program branches, instruction pipelining, large register set and separate instruction and data memory (Harvard architecture) schemes are some of the architectural innovation used to achieve very high performance. The PIC16C84 typically achieves a 2:1 code compression and a 4:1 speed improvement over other 8 bit microcontrollers in its class.

The PIC16C84 is equipped with special features to reduce external components and thus reduce cost, enhance system reliability and reduce power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution and the LP oscillator minimizes power consumption. The SLEEP (power down) mode offers power saving. The user can wake up the chip from SLEEP through external interrupts and reset.

A highly reliable watchdog timer with its own on-chip RC oscillator provides protection against software malfunction.

1.1 Compatibility with PIC16C5X

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an improved version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of modifications. Code written for PIC16C5X can be easily ported to the PIC16C84 (see Appendix B).

1.2 Applications

The PIC16C84 fits perfectly in applications ranging from high speed automotive and appliance control to low-power remote sensors, electronic locks and security devices. The PIC16C84 is also ideal for smart cards and RF tags. The EEPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations.

Low cost, low power, high performance, ease of use, and I/O flexibility makes the PIC16C84 very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

Additionally, the In System Programmability of the PIC16C84 (using only two pins for data transfer) offers flexibility to customize a product after complete assembly and test.

This feature can be used to serialize a product, store calibration data available only after final test or to upgrade the firmware on finished goods.

2.0 PIC16C84 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C84 Product Identification System" on the back page of this data sheet to specify the correct part number.

2.1 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. All EEPROM program memory locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.2 Serialized Quick-Turnaround-Production (SQTP) Devices

Microchip offers the unique programming service where few locations in each device is programmed with a different serial number. The serial number may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as entry-code, pass-word or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C84 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C84 uses a Harvard architecture, in which, program and data are accessed from separate memories. This improves bandwidth over traditional Von-Neuman architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. In PIC16C84, op-codes are 14-bit wide making it possible to have all single word instructions. A 14 bit wide program memory access bus fetches a 14 bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle except for program branches.

The PIC16C84 address 1K x 14 program memory space, all on-chip. Program execution is internal only (microcontroller mode).

The PIC16C84 can directly or indirectly address its 48 register files or data memory. All special function registers including the program counter are mapped in the data memory. The instruction set is fairly orthogonal (symmetrical) which makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C84 simple yet efficient. In addition, the learning curve is reduced significantly.




3.1 - PIC16C84 PINOUT DESCRIPTION

Pin name	Pin Type	Pin function	
		Normal operation	Serial In-System Programming (ISP) Mode
VDD	P	Power	Power
VSS	P	Ground	Ground
OSC1/CLKIN	I	Clock input/oscillator connection	-
OSC2/CLKOUT	I/O	Oscillator connection/CLKOUT output. It is CLKOUT in RC oscillator mode and oscillator connection in all other modes.	-
MCLR/VPP	I/P	Master clear (external reset) input. Active low.	Master clear. Apply high voltage (VPP) to enter programming mode.
RA4/RTCC	I	Open-drain output/input pin. It is also the clock input to RTCC timer/counter. Schmitt trigger input buffer	-
RA0	I/O	Bidirectional I/O pin. TTL input levels	-
RA1	I/O	Bidirectional I/O pin. TTL input levels	-
RA2	I/O	Bidirectional I/O pin. TTL input levels	-
RA3	I/O	Bidirectional I/O pin. TTL input levels	-
RB0/INT	I/O	Bidirectional I/O pin/External interrupt input. TTL input levels	-
RB1	I/O	Bidirectional I/O pin. TTL input levels	-
RB2	I/O	Bidirectional I/O pin. TTL input levels	-
RB3	I/O	Bidirectional I/O pin. TTL input levels	-
RB4	I/O	Bidirectional I/O pin. TTL input levels	-
RB5	I/O	Bidirectional I/O pin. TTL input levels	-
RB6	I/O	Bidirectional I/O pin. TTL input levels	Clock input
RB7	I/O	Bidirectional I/O pin. TTL input levels	Data input/output

Legend: I = input, O = output, I/O = input/output, P = power. - = Not used.

FIGURE 3.2.1 - CLOCK/INSTRUCTION CYCLE



3.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1, an instruction is fetched from the program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3.2.1.

3.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of Q1, Q2, Q3 and Q4 cycles. The instruction fetch and execute cycles are pipelined such that fetch takes one instruction cycle while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction.

A fetch cycle begins with the program counter (PC) incrementing in Q1.

The fetched instruction is latched into the "Instruction Register (IR)" which is decoded and executed during Q2, Q3 and Q4. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

3.4 Program Memory Organization


The PIC16C84 has a 13-bit wide program counter (figure 3.4.1) capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) are physically implemented. Accessing a location above 3FFh will cause a wrap-around within the first 1K x 14 space. The reset vector is at 0000h and the interrupt vector is at 0004h.

The EEPROM program memory of the PIC16C84 is rated for limited Erase/write cycles. To program the program memory, the part must be put into a special mode by raising MCLR pin to high voltage (see section

11.5 for programming specification). Also, VDD must be 4.5V to 5.5V during programming. The PIC16C84 is not suitable for applications where program memory is updated in the user application frequently.

The program memory can be programmed serially using two data/clock pins (see section 11) which makes in-system programming (ISP) possible. This allows the user to customize the system during final testing or upgrade a system in the field.

FIGURE 3.4.1 - PROGRAM MEMORY MAP AND STACK



3.5 Program Counter Module

The program counter (PC) is 13-bit wide. The low byte, PCL is a readable and writable register (02h). The high byte of the PC, PCH is not directly readable or writable. The high byte of the PC can be written through the PCLATH register (0Ah). When the PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in figure 3.5.1.

3.6 Stack

The PIC16C84 has an 8 deep x 13 bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is pushed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is popped in the event of a RETURN, RETLW or RETFIE instruction execution. PCLATH (0Ah) is not affected by a PUSH or a POP operation.

3.7 Register File Organization

The register file is organized as 128 x 8. It is accessed either directly or indirectly through the file select register FSR. It is also referred to as the data memory. There are several register file page select bits in the STATUS register allowing up to four pages. However, data memory extends only up to 2Fh. The first 12 locations are used to map special function registers. Locations 0Ch - 2Fh are general purpose registers implemented as static RAM. Some special function registers are mapped in page 1. When in page 1, accessing locations 8Ch - AFh will access the RAM in page 0 (Figure 3.7.1).

3.7.1 REGISTER FILE ADDRESSING MODES

The register file can be addressed directly or indirectly. In both modes, up to 512 register locations can be addressed.

Direct addressing mode: An effective 9-bit direct address is obtained by concatenating 7 bits of direct address from the opcode and two bits (RP1, RP0) from the status register as shown in figure 3.7.1.1.

Indirect addressing mode: Indirect addressing is possible by using file address 00h. Any instruction using f0 as file register actually accesses data pointed to by the file select register, FSR (address 04h). Reading f0 itself indirectly will produce 00h. Writing to f0 indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit from the status register as shown in figure 3.7.1.1.

Please note that some special function registers are mapped in page 1. It will be necessary to set RP0 bit to address them. Both RP1 and IRP bits are essentially not used.

For convenience, the general purpose registers are mapped both in page 0 and page 1.

FIGURE 3.5.1 - LOADING OF PC IN DIFFERENT SITUATIONS





FIGURE 3.7.1 - REGISTER FILE MAP



PIC16C84

FIGURE 3.7.1.1 - DIRECT/INDIRECT ADDRESSING




FIGURE 3.7.2 - REGISTER FILE SUMMARY (PIC16C84)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on power on reset	
Page 0:										
00	IND0 Uses contents of FSR to address data memory (not a physical register)								00000000	
01	RTCC 8 Bit Real Time clock counter								XXXXXXXX	
02	PCL Low order 8 bits of PC								00000000	
03	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	00011XXX
04	FSR Indirect data memory, address pointer 0									XXXXXXXX
05	PORTA	-	-	-	RA4/RT	RA3	RA2	RA1	RA0	
06	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	
07	Not implemented									
08	EEDATA EEPROM Data Register								XXXXXXXX	
09	EEADR EEPROM Address Register								XXXXXXXX	
0A	PCLATH Holding register for high byte of PC (Note 1)									---00000
0B	INTCON	GIE	EEIE	RTIE	INTE	RBIE	RTIF	INTF	RBIF	0000000X
Page 1:										
80	IND0 MAPPED IN PAGE 0									
81	OPTION	RBPU	INTEDG	RTS	RTE	PSA	PS2	PS1	PS0	11111111
82	PCL Mapped in page 0									
83	STATUS Mapped in page 0									
84	FSR Mapped in page 0									
85	TRISA PORTA (f05) data direction register									---11111
86	TRISB PORTB (f06) data direction register									11111111
Not implemented										
88	EECON1	-	-	-	EEIF	WRERR	WREN	WR	RD	0000X000
89	EECON2 Not a physical register									
8A	PCLATH Mapped in page 0									
8B	INTCON Mapped in page 0									

Notes: 1: The upper byte of the program counter is not directly accessible. f0A is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.

x = unknown
u = unchanged

3.8 Indirect Addressing Register (f00)

It is not a physical register. Addressing f0 will cause an indirect addressing. See 3.7.1.1 for details.

3.8.1 RTCC (f01)

8-bit real time clock counter. See section 6.4 for details.

3.8.2 PCL (f02)

Low order 8-bits of the PC. See section 3.5 for details.

3.9 STATUS Register (f03)

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for data memory.

The status register (f03) can be the destination for any instruction like any other register. However, the status bits are set following the write operation (Q4). Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Section 4.0).

3.9.1 CARRY/BORROW AND DIGIT CARRY/BORROW BITS

The carry bit (C) is a carry out in addition operations (ADDWF, ADDLW) and a borrow out in subtract operations (SUBWF, SUBLW). The following examples explain operation of carry/borrow bit:

```
;SUBLW Example #1
;
MOVLW 0x01 ;wreg=1
SUBLW 0x02 ;wreg= 2-wreg = 2-1=1
                ;Carry=1: result is positive
;
;SUBLW Example #2
;
MOVLW 0x02 ;wreg=2
SUBLW 0x01 ;wreg=1-wreg=1-2=FFh
                ;Carry=0: Result is negative
;
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
                ;Carry=0:Result is negative
;
;SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrwf ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
                ;Carry=1: Result is positive
;
;
```

The digit carry operates in the same way as the carry bit, i.e.: it is a borrow in subtract operations.

3.9.2 TIME OUT AND POWER DOWN STATUS BITS (TO, PD)

The "TO" and "PD" bits in the status register f03 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 3.9.2.1.

PIC16C84

FIGURE 3.9.1 - STATUS REGISTER




TABLE 3.9.2.1 - EVENTS AFFECTING PD/ TO STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	
WDT Timeout	0	U	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

U: unchanged
 Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 3.9.2.2 reflects the status of PD and TO after the corresponding event.

TABLE 3.9.2.2 - PD/TO STATUS AFTER RESET

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
U	0	MCLR wake-up from SLEEP
1	1	Power-up
U	U	MCLR reset during normal operation

U: unchanged
 Note: The PD and TO bit maintain their status until an event of Table 3.9.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

3.10 Arithmetic and Logic Unit (ALU)

The ALU is 8 bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. In two-operand instructions, typically one operand is the working register (W register) or the accumulator. The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

3.11 W Register

The W register is an 8-bit working register (or accumulator) used for ALU operations. It is not in the data memory.

3.12 Interrupts

The PIC16C84 has four sources of interrupt: external interrupt from RB0/INT pin, RTCC timer/counter overflow interrupt, end of data EEPROM write, and interrupt on change on RB<7:4> pins. All the interrupts vector to a single interrupt vector at 0004h. The interrupt control register INTCON records individual interrupt requests in flag bits. It also has individual and global mask bits. The only exception is the data EEPROM write completion interrupt flag (EEIF) which resides in EECON1 register.


A global interrupt enable bit, GIE (INTCON<7>) enables (if = 1) all un-masked interrupts or disables (if = 0) all interrupts. Individual interrupts can be disabled through their corresponding mask bit in INTCON register. GIE is cleared on reset.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. The interrupt latency is approximately five cycles for external events such as INT pin or PortB interrupts (figure 3.12.1.1). It is one cycle less for internal events such as RTCC timer overflow (figure 6.4.4). The latency is the same for one or two cycle instructions.

Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit to re-enable interrupts.

FIGURE 3.12.1 - INTERRUPT LOGIC



3.12.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising (if INTEDG = 1, OPTION<6>) or falling (if INTEDG = 0). When a valid edge appears on INT pin, INTF bit is set (INTCON <1>). This interrupt can be disabled by setting INTE control bit INTCON<4> to '0'. The INTF bit (INTCON<1>) must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake up the processor from SLEEP if INTE bit was set to '1' prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See section 5.5 for details on SLEEP and figure 5.5.1 for timing of wake-up from SLEEP through INT interrupt.

3.12.2 RTCC INTERRUPT

An overflow (FFh → 00h) in the RTCC will set the RTIF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/resetting RTIE (INTCON<5>) bit. See section 6.4 for details.

3.12.3 PORT RB INTERRUPT

An input change on port B <7:4> will set the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/resetting RBIE (INTCON<4>) bit.

3.12.4 EEPROM WRITE INTERRUPT

The EEPROM write interrupt flag, EEIF (EECON1<4>) when a data EEPROM write is complete. The interrupt can be masked by setting the EEIE bit (INTCON<6>) to '0'. See section 6.1 for details on EEPROM write interrupt.

PIC16C84

FIGURE 3.12.1.1 - INT PIN INTERRUPT TIMING





FIGURE 3.12.2 - INTCON REGISTER



4.0 INSTRUCTION SET SUMMARY

Each PIC16C84 instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C84 instruction set summary in Table 4.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which file register is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or eleven bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 4.1

Note 1: TRIS and OPTION instructions are included in the instruction set for upward compatibility with the PIC16C5X products. Their use in new code is not recommended. Since TRIS and OPTION are made addressable registers, the user may simply write to them. These instructions may not be supported in future PIC16CXX products.

Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.

Note 3: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

PIC16C84

4.1 INSTRUCTION SET

BYTE-ORIENTED FILE REGISTER OPERATIONS				13 8 7 6 0				
				<table border="1"> <tr> <td>OPCODE</td> <td>d</td> <td>f(FILE #)</td> </tr> </table>		OPCODE	d	f(FILE #)
OPCODE	d	f(FILE #)						
				d = 0 for destination W d = 1 for destination f f = 7-bit file register address				
Instruction-Binary	(Hex)	Name	Mnemonic, Operands	Operation	Status affected	Notes		
00 0111 dfff ffff	07ff	Add W and f	ADDWF f, d	W + f → d	C, DC, Z	2,3		
00 0101 dfff ffff	05ff	AND W and f	ANDWF f, d	W & f → d	Z	2,3		
00 0001 1fff ffff	018f	Clear f	CLRF f	0 → f	Z	3		
00 0001 0xxx xxxx	0100	Clear W	CLRW -	0 → W	Z			
00 1001 dfff ffff	09ff	Complement f	COMF f, d	\bar{f} → d	Z	2,3		
00 0011 dfff ffff	03ff	Decrement f	DECf f, d	f - 1 → d	Z	2,3		
00 1011 dfff ffff	0Bff	Decrement f, Skip if zero	DECFSZ f, d	f - 1 → d, skip if zero	None	2,3		
00 1010 dfff ffff	0Aff	Increment f	INCF f, d	f + 1 → d	Z	2,3		
00 1111 dfff ffff	0Fff	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	2,3		
00 0100 dfff ffff	04ff	Inclusive OR W and f	IORWF f, d	W v f → d	Z	2,3		
00 1000 dfff ffff	08ff	Move f	MOVF f, d	f → d	Z	2,3		
00 0000 1fff ffff	008f	Move W to f	MOVWF f	W → f	None	3		
00 0000 0xx0 0000	0000	No Operation	NOP -	-	None			
00 1101 dfff ffff	0Dff	Rotate left f	RLF f, d	f<n> → d<n+1>, C → d<0>, f<7> → C	C	2,3		
00 1100 dfff ffff	0Cff	Rotate right f	RRF f, d	f<n> → d<n-1>, C → d<7>, f<0> → C	C	2,3		
00 0010 dfff ffff	02ff	Subtract W from f	SUBWF f, d	f - W → d [f + W + 1 → d]	C, DC, Z	2,3		
00 1110 dfff ffff	0Eff	Swap halves f	SWAPf f, d	f<0-3> ↔ f<4-7> → d	None	2,3		
00 0110 dfff ffff	06ff	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	2,3		
BIT-ORIENTED FILE REGISTER OPERATIONS				13 10 9 7 6 0				
				<table border="1"> <tr> <td>OPCODE</td> <td>b(BIT #)</td> <td>f(FILE #)</td> </tr> </table>		OPCODE	b(BIT #)	f(FILE #)
OPCODE	b(BIT #)	f(FILE #)						
				b = 3-bit bit address f = 7-bit file register address				
01 00bb bfff ffff	1bff	Bit Clear f	BCF f, b	0 → f(b)	None	2,3		
01 01bb bfff ffff	1bff	Bit Set f	BSF f, b	1 → f(b)	None	2,3		
01 10bb bfff ffff	1bff	Bit Test f, Skip if Clear	BTFSC f, b	Test bit (b) in file (f): Skip if clear	None			
01 11bb bfff ffff	1bff	Bit Test f, Skip if Set	BTFSS f, b	Test bit (b) in file (f): Skip if set	None			
LITERAL AND CONTROL OPERATIONS				13 8 7 0				
				<table border="1"> <tr> <td>OPCODE</td> <td>k (LITERAL)</td> </tr> </table>		OPCODE	k (LITERAL)	
OPCODE	k (LITERAL)							
				k = 8-bit immediate value.				
11 111X kkkk kkkk	3Ekk	Add literal to W	ADDLW k	k + W → W	C, DC, Z			
11 1001 kkkk kkkk	39kk	AND Literal and W	ANDLW k	k & W → W	Z			
10 0kkk kkkk kkkk	2kkk	Call subroutine	CALL k	PC + 1 → TOS, k → PC <10:0>, PCLATH <4:3> → PC <12:11>;	None			
00 0000 0110 0100	0064	Clear Watchdog timer	CLRWDt -	0 → WDT (and prescaler, if assigned)	TO, PD			
10 1kkk kkkk kkkk	2kkk	Go To address	GOTO k	k → PC <10:0>, PCLATH <4:3> → PC <12:11>;	None			
11 1000 kkkk kkkk	38kk	Incl. OR Literal and W	IORLW k	k v W → W	Z			
11 00XX kkkk kkkk	30kk	Move Literal to W	MOVLW k	k → W	None			
00 0000 0000 1001	0009	Return from interrupt	RETFIE -	TOS → PC, '1' → GIE	None			
11 01XX kkkk kkkk	34kk	Return, place literal in W	RETLW k	k → W, TOS → PC	None			
00 0000 0000 1000	0008	Return from subroutine	RETURN -	TOS → PC	None			
00 0000 0110 0011	0063	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD			
11 110X kkkk kkkk	3Ckk	Subtract W from literal	SUBLW k	k - W → W	C, DC, Z			
11 1010 kkkk kkkk	3Akk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z			
00 0000 0110 0010	0062	Load OPTION register	OPTION -	W → OPTION register	None	1		
00 0000 0110 0fff	006f	Tristate port f	TRIS f	W → I/O control register f	None	1		

X = 0 or 1. The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all software tools.
 Notes: See previous page

4.2 INSTRUCTION DESCRIPTION

ADDLW Add Literal to W

Syntax: ADDLW k

Encoding:

11	111X	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W + k) \rightarrow W$

Status bits: C, DC, Z

Description: The contents of the W register are added to the eight bit literal "k" and the result is placed in the W register.

ADDWF ADD W to f

Syntax: ADDWF f,d

Encoding:

00	0111	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W + f) \rightarrow d$

Status bits: C, DC, Z

Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW AND Literal and W

Syntax: ANDLW k

Encoding:

11	1001	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .AND. k) \rightarrow W$

Status bits: Z

Description: The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.

ANDWF AND W with f

Syntax: ANDWF f,d

Encoding:

00	0101	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $(W .AND. f) \rightarrow d$

Status bits: Z

Description: AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

BCF Bit Clear f

Syntax: BCF f,b

Encoding:

01	00bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $0 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in register "f" is reset to 0.

BSF Bit Set f

Syntax: BSF f,b

Encoding:

01	01bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: $1 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in register "f" is set to 1.

BTFSK Bit Test, skip if Clear

Syntax: BTFSK f,b

Encoding:

01	10bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1(2)

Operation: skip if $f(b) = 0$

Status bits: None

Description: If bit "b" in register "f" is "0" then the next instruction is skipped.
If bit "b" in register "f" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSF Bit Test, skip if Set

Syntax: BTFSF f,b

Encoding:

01	11bb	bfff	ffff
----	------	------	------

Words: 1

Cycles: 1 (2)

Operation: skip if $f(b) = 1$

Status bits: None

Description: If bit "b" in register "f" is "1" then the next instruction is skipped.
If bit "b" in register "f" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

PIC16C84

CALL Subroutine Call

Syntax: CALL k

Encoding:

10	0kkk	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 2

Operation: PC + 1 → TOS, k → PC<10:0>, PCLATH<4:3> → PC<12:11>;

Status bits: None

Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eleven bit value is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH (f03). CALL is a two cycle instruction.

CLRF Clear f

Syntax: CLRF f

Encoding:

00	0001	1fff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → f

Status bits: Z

Description: The contents of register "f" are set to 0.

CLRW Clear W Register

Syntax: CLRW

Encoding:

00	0001	0xxx	xxxx
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → W

Status bits: Z

Description: W register is cleared. Zero bit (Z) is set.

CLRWDW Clear Watchdog Timer

Syntax: CLRWDW

Encoding:

00	0000	0110	0100
----	------	------	------

Words: 1

Cycles: 1

Operation: 00h → WDT, 0 → WDT prescaler,

Status bits: 1 → TO, 1 → PD

Description: CLRWDW instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax: COMF f,d

Encoding:

00	1001	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: f → d

Status bits: Z

Description: The contents of register "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in register "f".

DECF Decrement f

Syntax: DECF f,d

Encoding:

00	0011	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: (f-1) → d

Status bits: Z

Description: Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d

Encoding:

00	1011	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1 (2)

Operation: (f - 1) → d; skip if result = 0

Status bits: None

Description: The contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k

Encoding:

10	1kkk	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 2

Operation: k → PC<10:0>, PCLATH<4:3> → PC<12:11>

Status bits: None

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH <4:3>. GOTO is a two cycle instruction.

INCF Increment f

Syntax: INCF f,d
Encoding:

00	1010	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: (f + 1) → d
Status bits: Z

Description: The contents of register “f” are incremented. If “d” is 0 the result is placed in the W register. If “d” is 1 the result is placed back in register “f”.

INCFSZ Increment f, skip if 0

Syntax: INCFSZ f,d
Encoding:

00	1111	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1 (2)
Operation: (f + 1) → d, skip if result = 0
Status bits: None

Description: The contents of register “f” are incremented. If “d” is 0 the result is placed in the W register. If “d” is 1 the result is placed back in register “f”.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

IORLW Inclusive OR Literal with W

Syntax: IORLW k
Encoding:

11	1000	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. k) → W
Status bits: Z

Description: The contents of the W register are OR'ed with the eight bit literal “k”. The result is placed in the W register.

IORWF Inclusive OR W with f

Syntax: IORWF f,d
Encoding:

00	0100	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. f) → d
Status bits: Z

Description: Inclusive OR the W register with register “f”. If “d” is 0 the result is stored in the W register. If “d” is 1 the result is stored back in register “f”.

MOVLW Move Literal to W

Syntax: MOVLW k
Encoding:

11	00XX	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 1
Operation: k → W
Status bits: None

Description: The eight bit literal “k” is loaded into W register.

MOVF Move f

Syntax: MOVF f,d
Encoding:

00	1000	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f → d
Status bits: Z

Description: The contents of register f is moved to destination d. If d=0, destination is W register. If d = 1, the destination is file register f itself. It is useful, however, to test a file register since status flag Z is affected.

MOVWF Move W to f

Syntax: MOVWF f
Encoding:

00	0000	1fff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: W → f
Status bits: None

Description: Move data from W register to register “f”.

PIC16C84

NOP **No Operation**

Syntax: NOP
Encoding:

00	0000	0XX0	0000
----	------	------	------

Words: 1
Cycles: 1
Operation: No operation
Status bits: None
Description: No operation

OPTION **Load Option Register**

Syntax: OPTION
Encoding:

00	0000	0110	0010
----	------	------	------

Words: 1
Cycles: 1
Operation: W → OPTION;
Status bits: None
Description: The contents of the W register is loaded in the OPTION register. Refer to Fig. 6.5.1 for OPTION register settings.

This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.

Note: To maintain upward compatibility with future PIC16CXX products, **do not use this instruction.**

RETFIE **Return from Interrupt**

Syntax: RETFIE
Encoding:

00	0000	0000	1001
----	------	------	------

Words: 1
Cycles: 2
Operation: TOS → PC, 1 → GIE;
Status bits: GLINTD
Description: Return from Interrupt. Stack is popped and Top of the Stack (TOS) is loaded in PC. Interrupts are enabled by setting the GIE bit. GIE is the global interrupt enable bit (bit 7, register INTCON). This is a two cycle instruction.

RETLW **Return Literal to W**

Syntax: RETLW k
Encoding:

11	01XX	kkkk	kkkk
----	------	------	------

Words: 1
Cycles: 2
Operation: k → W; TOS → PC;
Status bits: None
Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

RETURN **Return from Subroutine**

Syntax: RETURN
Encoding:

00	0000	0000	1000
----	------	------	------

Words: 1
Cycles: 2
Operation: TOS → PC;
Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.

RLF **Rotate Left f through Carry**

Syntax: RLF f,d
Encoding:

00	1101	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f<n> → d<n+1>, f<7> → C, C → d<0>;
Status bits: C
Description: The contents of register "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in register "f".

RRF **Rotate Right f through Carry**

Syntax: RRF f,d
Encoding:

00	1100	dfff	ffff
----	------	------	------

Words: 1
Cycles: 1
Operation: f<n> → d<n-1>, f<0> → C, C → d<7>;
Status bits: C
Description: The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

SLEEP

Syntax: SLEEP
Encoding:

00	0000	0110	0011
----	------	------	------

Words: 1
Cycles: 1
Operation: 0 → PD, 1 → TO;
 00h → WDT, 0 → WDT prescaler;
Status bits: TO, PD
Description: The power down status bit (PD) is cleared. Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBLW Subtract W from Literal

Syntax: SUBLW k
 Encoding:

11	110X	kkkk	kkkk
----	------	------	------

 Words: 1
 Cycles: 1
 Operation: $(k - W) \rightarrow W$
 Status bits: C, DC, Z

Description: The W register is subtracted (2's complement method) from the eight bit literal "k". The result is placed in the W register.

```
Example
;SUBLW Example #1
;
MOVLW 0x01 ;wreg=1
SUBLW 0x02 ;wreg= 2-wreg= 2-1=1
           ;Carry=1: result is positive
;
;SUBLW Example #2
;
MOVLW 0x02 ;wreg=2
SUBLW 0x01 ;wreg=1-wreg=1-2=FFh
           ;Carry=0: Result is negative
```

SUBWF Subtract W from f

Syntax: SUBWF f,d
 Encoding:

00	0010	dfff	ffff
----	------	------	------

 Words: 1
 Cycles: 1
 Operation: $(f-W) \rightarrow d$
 Status bits: C, DC, Z

Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

```
Example:
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
           ;Carry=0:Result is negative
;
;SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
           ;Carry=1: Result is positive
;
```

Handwritten notes:
 $FF - 01 \Rightarrow wreg = 0 \Rightarrow C=0$

SWAPF Swap f

Syntax: SWAPF f,d
 Encoding:

00	1110	dfff	ffff
----	------	------	------

 Words: 1
 Cycles: 1
 Operation: $f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>;$
 Status bits: None

Description: The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".

TRIS Load TRIS Register

(Use of this instruction is not recommended for new (PIC16CXX) designs).

Syntax: TRIS f
 Encoding:

00	0000	0110	0fff
----	------	------	------

 Words: 1
 Cycles: 1
 Operation: $W \rightarrow$ TRIS register f;
 Status bits: None

Description: The I/O Control Register (or data direction register of the I/O port) is loaded with the contents of the W register.

The TRIS instruction configures an I/O port to either output or input (high-impedance). The valid values for "f" are 5 & 6 for PIC16C84.

This instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.

Note: To maintain upward compatibility with future PIC16CXX products, **do not use this instruction.**

A '1' in the TRIS register configures the corresponding port pin as an input. A '0' in the TRIS register configures the corresponding port pin as an output.

An example to show I/O Port B (F6) configured such that the 4 pins corresponding to the LSBs of Port B are inputs (hi-impedance) and the other 4 pins are outputs, is shown below.

```
Example:
MOVLW 0x0F
TRIS 6
```

PIC16C84

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:

11	1010	kkkk	kkkk
----	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. k) → W

Status bits: Z

Description: The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:

00	0110	dfff	ffff
----	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. f) → d

Status bits: Z

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

5.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real time applications. The PIC16C84 has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

The on-chip watchdog timer can only be shut off through an EEPROM fuse. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the oscillator start-up timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the power-up timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset, watchdog timer time-out or interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of EEPROM configuration bits (fuses) are used to select various options (section 5.6).

5.1 RESET

The PIC16C84 differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) $\overline{\text{MCLR}}$ Reset during normal operation
- c) $\overline{\text{MCLR}}$ reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP

Some registers are not reset; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on power-on reset (POR), on $\overline{\text{MCLR}}$ or WDT reset during normal operation and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation. There are a few exceptions to this. The PC is always reset to all 0's (0000h). Finally, TO and PD bits are set or cleared differently in different reset situations as indicated in section 3.9.1. These bits are used in software to determine the nature of reset. See Table 5.1.1 for a full description of reset states of all registers.

5.2 Power-on-reset (POR), Power-up-timer (PWRT) and Oscillator Start-up timer (OST)

Power-on-reset (POR): A power-on-reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V to 1.8V). To take advantage of the POR, just tie MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create power-on-reset.

FIGURE 5.0.1 - SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 5.1.1 - RESET CONDITIONS FOR REGISTERS

Register	Address	Power-on reset (POR)	WDT time-out reset during normal operation	WDT time-out reset during SLEEP	MCLR reset during normal operation	MCLR reset during SLEEP	Wake-up through interrupt
W	-	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
INDIR	00h	-	-	-	-	-	-
RTCC	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PC	02h	0000h	0000h	PC + 1	0000h	0000h	PC + 1
STATUS	03h	0001 1xxx	0000 1uuu	uuu0 0uuu	000u uuuu	0001 0uuu	uuu1 0uuu
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PORT A	05h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PORT B	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TRIS A	85h	---1 1111	---1 1111	---u uuuu	---1 1111	---1 1111	---u uuuu
TRIS B	86h	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111	uuuu uuuu
OPTION	81h	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111	uuuu uuuu
EEDATA	08h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
EEADR	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
EECON1	88h	---0 0000	---0 ?000 [†]	---u uuuu	---0 ?000 [†]	---0 ?000 [†]	---u uuuu
EECON2	89h	-	-	-	-	-	-
PCLATH	0Ah	---0 0000	---0 0000	---u uuuu	---0 0000	---0 0000	---u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uuuu	0000 000u	0000 0000	uuuu uuuu*

Legend: - = unimplemented, reads as '0' u = unchanged x = unknown
 * In the event of wake-up through interrupt, one or more of the interrupt flags will be set. Other bits in INTCON will remain unchanged.
 † WRERR (bit3) will be set if reset occurred during EEPROM write.

The POR circuit does not produce internal reset when VDD declines (or goes through a brown-out).

Power-up Timer (PWRT): The power-up timer provides a fixed 72ms time-out on power-up only, from POR. The power-up timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration fuse, PWRTE can enable (if = 1) or disable (if = 0 or programmed) the power-up timer (section 5.6).

The power-up time delay will vary from chip to chip and due to VDD and temperature. See DC parameters for details.

Oscillator Start-up Timer (OST): The oscillator start-up timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This guarantees that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.


Time-out Sequence: On power up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then TOST is activated. The total time-out will vary based on oscillator configuration and PWRTE fuse status. For example, in RC mode with PWRTE set to '0' (PWRT disabled), there will be no time-out at all. Figures 5.2.1, 5.2.2 and 5.2.3 depict time-out sequences. Table 5.2.1 shows time outs on power-up versus wake-up from SLEEP.

Since the time-outs occur from POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16C84 operating in conjunction.

TABLE 5.2.1 - TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power up		Wake up from SLEEP
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	72 ms + 1024 tosc	1024 tosc	1024 tosc
RC	72 ms	-	-

FIGURE 5.2.1 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): Case 1



2

FIGURE 5.2.2 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): Case 2




FIGURE 5.2.3 - TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ TIED TO V_{DD})




FIGURE 5.2.4 - EXTERNAL POWER ON RESET CIRCUIT




FIGURE 5.2.5 - BROWN OUT PROTECTION CIRCUIT 1





FIGURE 5.2.6 - BROWN OUT PROTECTION CIRCUIT 2



5.3 Watchdog Timer (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming the configuration fuse WDTE as a '0' (section 5.6).

5.3.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

5.3.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions ($V_{DD} = \text{Min.}$, Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

5.4 Oscillator Configurations

5.4.1 OSCILLATOR TYPES

The PIC16C84 can be operated in 4 different oscillator options. The user can program two configuration fuses (FOSC1 and FOSC0) to select one of these four modes.

5.4.2 CRYSTAL OSCILLATOR

In XT, HS, or LP modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 5.4.1).

TABLE 5.4.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	10.0 MHz	20 - 200 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 5.4.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)





TABLE 5.4.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	30 pF	30-50 pF
	100 KHz	15 pF	15 pF
	200 KHz	0 - 15 pF	0 - 15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	10 MHz	15 pF	15 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 5.4.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP OSC CONFIGURATION)




5.4.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 5.4.3 shows how the R/C combination is connected to the PIC16C84. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

FIGURE 5.4.3 - RC OSCILLATOR (RC TYPE ONLY)



See section 9.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 9.0 for variation of oscillator frequency due to V_{DD} for given R_{ext}/C_{ext} values as well as frequency variation due to operating temperature for given R, C, and V_{DD} values.

In RC mode, the oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3.2.1 for timing).

5.5 Power Down Mode (Sleep)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f03) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD} , or V_{SS} , with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at V_{DD} or V_{SS} for lowest current consumption. The contribution from on chip pull-ups on PortB should be considered.

The MCLR pin must be at a logic high level (V_{IHMC}).

It should be noted that a RESET generated by a WDT time out does not drive MCLR pin low.

5.5.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin
- Watchdog timer timeout reset (if WDT was enabled)
- Interrupt from INT pin, RB port change or data EEPROM write completion.

The first event will cause a device reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device reset. PD bit, which is set on power-up is cleared when SLEEP is invoked. TO bit is cleared if WDT time-out occurred (and caused wake-up).

For the device to wake up through an interrupt, the corresponding interrupt mask bit must be enabled. On wake-up, the device will continue to execute code in-line if global interrupt was disabled ($GIE = 0$) or branch to interrupt service routine if GIE was enabled (see figure 5.5.5.1).

5.6 Configuration Fuses

The PIC16C84 has five configuration fuses which are EEPROM bits. These fuses can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh). However, through a special mode, this location can be accessed during programming.

See description of fuses in figure 5.6.1.

5.7 ID Locations

The PIC16C84 has four ID locations (2000h - 2003h) mapped in the test program memory for storing code revision number, manufacturing information or other useful information. As with the configuration word, these locations are readable and writable through a programmer. They are not accessible during normal code execution.

If the chip is code protected, it is recommended that the user uses only the lower seven bits of the ID locations and program the higher seven bits as '0'. This way the ID locations will be readable even after code protection.

5.8 Code Protection

The code in the program memory can be protected by blowing the code protect fuse (CP).

When code protected, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations are protected against programming.

All EEPROM data memory locations can not be programmed nor can they be read out.

Once code protected, the CP fuse can be erased only through a chip erase. A chip erase will erase EEPROM program and data memory before erasing the code-protect fuse. Refer to PIC16C84 programming specification for details.


5.8.1 VERIFYING A CODE-PROTECTED PART

When code protected verifying any program memory location will read a scrambled output which looks like "0000000xxxxxxx" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- First, program and verify a good device without code protecting it.
- Next, blow its code protection fuse and then load its contents in a file.
- Verify any code-protected PIC16C84 against this file.

EEPROM data memory can not be verified after code protection. The user can embed code for self testing the data memory in the program.


FIGURE 5.5.1.1 - WAKE UP FROM SLEEP THROUGH INTERRUPT



- Notes:
1. XT, HS or LP oscillator mode assumed
 2. t_{osc} = 1024 t_{osc} (drawing not to scale). This delay will not be there for RC osc mode.
 3. GIE = 1 assumed. In this case after wake up processor jumps to interrupt routine. If GIE = 0, execution will continue in line.
 4. CLKOUT is not available in these osc modes, but shown here for timing reference.

PIC16C84

FIGURE 5.6.1 - CONFIGURATION WORD



6.0 OVERVIEW OF PERIPHERALS

The PIC16C84 has 13 I/O pins organized as two I/O ports, PortA (5 bit) and PortB (8-bit). There is one general purpose timer/counter, RTCC which 8-bit wide with 8-bit programmable prescaler. It is separate from the watchdog timer. The PIC16C84 also has a 64 x 8 EEPROM data memory accessible through an 8-bit data register and address register.

6.1 PortA

PortA is a 5 bit wide port with pins RA<4:0>. Port pins RA<3:0> are bidirectional whereas RA4 has an open-collector output. PortA is file register 05h. Its corresponding direction control register TRISA is mapped in page 1 of register file at address 85h. TRISA is a five-bit wide register with bits <4:0> physically implemented. Refer to figures 6.1.1 and 6.1.2 for block diagram of PortA pins.

FIGURE 6.1.1 - BLOCK DIAGRAM OF RA0 - RA3 PINS




TABLE 6.1.1 - PORTA FUNCTIONS


Port Pin	Bit	Pin Function	Alternate Function
RA0	bit0	Input/output port. TTL input levels	-
RA1	bit1	Input/output port. TTL input levels	-
RA2	bit2	Input/output port. TTL input levels	-
RA3	bit3	Input/output port. TTL input levels	-
RA4/RT	bit4	Input/output port. Output is open collector type. Input is Schmitt trigger type.	External clock input for RTCC timer/counter

TABLE 6.1.2 - SUMMARY OF PORTA REGISTERS

Register Name	Function	Address	Power-on Reset Value
PORTA	PortA pins when read PortA latch when written	05h	---X XXXX
TRISA	PortA data direction register	85h	---1 1111

Notes: 1: x = unknown, - = unimplemented, reads as a '0'.
2: For reset values of registers in other reset situations refer to table 5.1.1.

FIGURE 6.1.2 - BLOCK DIAGRAM OF RA4 PIN



6.2 PortB

PortB is an 8-bit wide bidirectional port (file register address 06h). The corresponding data direction register is TRISB (address 86h). A '1' in TRISB sets the corresponding port pin as an input. Reading PortB register reads the status of the pins whereas writing to it will write to the port latch. See figures 6.2.1 and 6.2.2 for block diagrams of the PortB pins.

Each of the PortB pins has a weak internal pull-up (~100 μA typical). The weak pull-up is automatically turned off if the port pin is configured as an output. Furthermore, a single control bit RBPU OPTION<7> can turn off (RBPU = 1) all the pull-ups. The pull-ups are disabled on power on reset.

Port B has an interrupt on change feature on four of its pins, RB<7:4>. When configured as input, the inputs on these pins are sampled and latched on the Q1 cycle of a read. The new input is compared with the old latched value in every instruction cycle. An active high output is generated on mismatch between the pin and the latch. The "mismatch" outputs of RB4, RB5, RB6 and RB7 are OR'ed together to generate the RBIF interrupt (latched in INTCON<0>). Any pin configured as output is excluded from the comparison. This interrupt can wake the chip up from SLEEP. The user, in interrupt service routine can clear the interrupt in one of two ways:

- a) Disable the interrupt by clearing RBIE INTCON<3> bit.
- b) Read Port B. This will end mismatch condition.
- c) Next, clear RBIF bit.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression.

Finally, port pin RB0 is multiplexed with external interrupt input INT.

PIC16C84

FIGURE 6.2.1 - BLOCK DIAGRAM OF PORT PINS RB<7:4>




FIGURE 6.2.2 - BLOCK DIAGRAM OF PORT PINS RB<3:0>




TABLE 6.2.1 - PORTB FUNCTIONS

Port Pin	Bit	Pin Function	Alternate Function
RB0/INT	bit0	Input/output port pin. TTL input levels and internal software programmable weak pull-up	External interrupt input
RB1	bit1	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB2	bit2	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB3	bit3	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB4	bit4	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB5	bit5	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB6	bit6	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB7	bit7	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change

TABLE 6.2.2 - SUMMARY OF PORTB REGISTERS

Register Name	Function	Address	Power-on Reset Value
PORTB	PortB pins when read PORTB latch when written	06h	xxxx xxxx
TRISB	PortB data direction register	86h	1111 1111
OPTION	Weak pull-up on/off control (RBPU bit)	88h	1111 1111

6.3 I/O Programming Considerations

6.3.1 BIDIRECTIONAL I/O PORTS


Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

6.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 5.5.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 6.3.1 - SUCCESSIVE I/O OPERATION



6.4 Real Time Clock/Counter (RTCC)

The RTCC timer/counter has the following features:

- 8 bit timer/counter
- Readable and writable (file address 01h)
- 8 bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow

Figure 6.4.1 is a simplified block diagram of the RTCC module.

Timer mode is selected by setting RTS bit to '0' (OPTION register). In timer mode, the RTCC will increment every instruction cycle (without prescaler). If RTCC (f01) is written, increment is inhibited for the following two cycles (see figures 6.4.2 and 6.4.3). The user can work around this by writing an adjusted value to the RTCC.

Counter mode is selected by setting RTS bit to '1' (OPTION register). In this mode RTCC will increment either on every rising or falling edge of pin RA4/RTCC. This is determined by control bit RTE (OPTION register). RTE = 0 selects rising edge. Restrictions on external clock input is discussed in detail in section 6.4.1.

The prescaler is shared between the RTCC and the watchdog timer. The prescaler assignment is controlled in software by control bit, PSA (OPTION register). PSA = 0 will assign the prescaler to RTCC. The prescaler is not readable or writable. When the prescaler is assigned to the RTCC, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.4.2 details the operation of the prescaler.

RTCC interrupt is generated when the RTCC timer/counter overflows from FFh to 00h. It sets the RTIF bit INTCON<2>. The interrupt can be masked by setting RTIE bit INTCON<5> to '0'. RTIF bit must be cleared in software in the RTCC interrupt service routine before re-enabling this interrupt. See figure 6.4.4 for RTCC interrupt timing. The RTCC interrupt can not wake the processor from SLEEP since the timer is shut off during SLEEP.

6.4.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements.

Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 6.4.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PsOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

When no prescaler is used. PsOUT (Prescaler output, see Figure 6.4.1) is the same as RTCC clock input and therefore the requirements are:

$$TRTH = RTCC \text{ high time} \geq 2tosc + 20 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 2tosc + 20 \text{ ns}$$

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: PsOUT high time = PsOUT low time = $\frac{N \cdot TRT}{2}$
 where TRT = RTCC input period and N = prescale value (2, 4, ..., 256). The requirement is, therefore $\frac{N \cdot TRT}{2} \geq 2 \text{ tosc} + 20 \text{ ns}$, or $TRT \geq \frac{4 \text{ tosc} + 40 \text{ ns}}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$TRT = RTCC \text{ period} \geq (4 \text{ tosc} + 40 \text{ ns})/N$$

$$TRTH = RTCC \text{ high time} \geq 10 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 10 \text{ ns}$$

FIGURE 6.4.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)




FIGURE 6.4.2 - RTCC TIMING: INT CLOCK/NO PRESCALE




FIGURE 6.4.3 - RTCC TIMING: INT CLOCK/PRESCALE 1:2





FIGURE 6.4.4 - RTCC INTERRUPT TIMING



Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 6.4.1.1, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ± 4 tosc (± 400 ns @ 10 MHz).

6.4.2 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 6.4.3.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer. The prescaler is not readable or writable.

1. `MOVLW B'xx0x0xxx'`; Select internal clock and select new
2. `OPTION` ;prescaler value. If new prescale value ; is = '000' or '001', then select any ; other prescale value temporarily.
3. `CLRF 1` ; Clear RTCC and **prescaler**.
4. `MOVLW B'xxxx1xxx'`; Select WDT, do not change prescale ; value.
5. `OPTION` ;
6. `CLRWDT` ; Clears WDT and **prescaler**.
7. `MOVLW B'xxxx1xxx'`; Select new prescale value.
8. `OPTION`

Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. `CLRWDT` ; Clear WDT and **prescaler**
2. `MOVLW B'xxxx0xxx'` ; Select RTCC, new prescale value ; and clock source
3. `OPTION` ;

The above precautions must be taken even if WDT is disabled.

FIGURE 6.4.2.1 - RTCC TIMING WITH EXTERNAL CLOCK




TABLE 6.4 - SUMMARY OF RTCC REGISTERS

Register Name	Function	Address	Power-on Reset Value
RTCC	Timer/counter register	01h	XXXX XXXX
OPTION	Configuration and prescaler assignment bits for RTCC	81h	1111 1111
INTCON	RTCC overflow interrupt flag and mask bits	0Bh	0000 000X

FIGURE 6.4.3.1 - BLOCK DIAGRAM OF THE RTCC/WDT PRESCALER





FIGURE 6.5.1 - OPTION REGISTER



6.5 OPTION Register

The OPTION register (address 81h) is a readable and writable register which contains various control bits to configure the prescaler, the external INT interrupt edge select, the RTCC and the weak pull-ups on PortB.

6.6 EEPROM Data Memory

The PIC16C84 has 64x8 EEPROM data memory which is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is accessed through two registers: EEDATA<08h> which holds the 8-bit data for read/write, EEADR<09h> which holds the address of the EEPROM location being accessed. Additionally, there are two control registers: EECON1<88h> and EECON2<89h>.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is nominally 10 ms, and is controlled by an on-chip timer. The actual write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

6.6.1 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD EECON1<0>. The data is available in the very next cycle in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

6.6.2 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate write:

```
movlw 55h
movwf EECON2
movlw AAh
movwf EECON2
bsf EECON1,WR ;set WR bit
                ;begin write
```

Write will not initiate if this sequence (write 55h to EECON2, write AAh to EECON2, then set WR bit) is not followed with exact timing. The user must disable interrupts during this code segment.

Additionally WREN bit in EECON1 must be set to '1' to enable write. This mechanism is to prevent accidental writes to data EEPROM due to errant (unexpected) code execution i.e. lost programs. The user is recommended to keep WREN off at all times except when updating EEPROM. Furthermore, the code segments that enables WREN and initiates write should be kept at separate locations to prevent accidental execution of both of them in the event of a software malfunction.

At the end of the write, the WR bit is cleared in hardware and the EE write complete interrupt flag is set (bit EEIF). The user can either enable this interrupt or poll this bit. EEIF must be cleared in software.

TABLE 6.6.2 - SUMMARY OF EEPROM REGISTERS

Register Name	Function	Address	Power-on-Reset Value
EEDATA	EEPROM data register	08h	XXXX XXXX
EEADR	EEPROM address register	09h	XXXX XXXX
EECON1	EEPROM control register1	88h	0000 X000
EECON2	EEPROM control register2	89h	-

6.6.3 EECON1 AND EECON2 REGISTERS

EECON1 (address 88h) is the control register with 5 low order bits physically implemented. The upper 3-bits are non-existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits can only be set in software. They are reset in hardware at completion of read or write operation. Inability to clear WR bit in software prevents accidental termination of a write operation prematurely.

WREN bit, when set will allow a write operation. On power-up WREN = 0. WRERR bit is set when a write operation is interrupted by MCLR reset or a WDT timeout reset during normal operation. In these situations, following reset the user can check for WRERR bit and rewrite the location. The data and address will be unchanged in EEDATA and EEADR registers.

EEIF bit is the interrupt flag set when write is complete. It must be cleared in software.


EECON2 is not a physical register. Reading EECON2 will read '0's.

6.6.4 PROTECTION AGAINST SPURIOUS WRITE

Various mechanisms are built in to prevent spurious EEPROM write. On power-up WREN is set to '0'. Also, the power-up timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out or power glitch or software malfunction.

FIGURE 6.6.3.1 - EECON1 REGISTER



7.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient temperature under bias	-55 to+ 125°C
Storage Temperature	- 65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	-0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14 V
Total power Dissipation (Note 1)	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	100 mA
Max. Current into an input pin	±500 µA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sunk by I/O port A	80 mA
Max. Output Current sunk by I/O port B	150 mA
Max. Output Current sourced by I/O port A	50 mA
Max. Output Current sourced by I/O port B	100 mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or compliance to AC and DC parametric specifications at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{oh}\} + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$
2. Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.



PIC16C84

7.1 DC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage $V_{DD} = 4.0\text{V}$ to 6.0V				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage	V_{DD}	4.0		6.0	V	XT, RC and LP osc configuration HS osc configuration
		4.5		5.5	V	
RAM Data Retention Voltage (Note 2)	V_{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V_{POR}		V_{SS}		V	See section 5.2 for details on power on reset
V_{DD} rise rate to guarantee power on reset	SV_{DD}	0.05*			V/ns	See section 5.2 for details on power on reset
Supply Current (Note 3)	I_{DD}		1.8	4.5	mA	$F_{osc} = 4\text{ MHz}$, $V_{DD} = 5.5\text{V}$ (Note 5) $F_{osc} = 32\text{ KHz}$, $V_{DD} = 4.0\text{V}$, WDT disabled, LP osc configuration $F_{osc} = 10\text{ MHz}$, $V_{DD} = 5.5\text{V}$, HS osc configuration (PIC16C84-10 only)
			35	70	μA	
			5	10	mA	
Power Down Current (Note 4)	I_{PD}		7	28	μA	$V_{DD} = 4.0\text{V}$, WDT enabled, -40°C to $+85^{\circ}\text{C}$
			1.0	14	μA	$V_{DD} = 4.0\text{V}$, WDT disabled, 0°C to $+70^{\circ}\text{C}$
			1.0	16	μA	$V_{DD} = 4.0\text{V}$, WDT disabled, -40°C to $+85^{\circ}\text{C}$
			1.0	TBD	μA	$V_{DD} = 4.0\text{V}$, WDT disabled, -40°C to $+125^{\circ}\text{C}$

* These parameters are characterized but not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD} , $\overline{\text{MCLR}} = V_{DD}$; WDT enabled/disabled as specified.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS} .

Note 5: For RC osc configuration, current through R_{ext} (external pull-up resistor) is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.

7.2 DC CHARACTERISTICS: PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature -40°C ≤ TA ≤ +125°C for automotive, -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial				
		Operating voltage VDD = 2.0V to 6.0V				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage	VDD	2.0		6.0	V	XT, RC and LP osc configuration HS osc configuration
		4.5		5.5	V	
RAM Data Retention Voltage (Note 2)	VDR		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee power on reset	VPOR		VSS		V	See section 5.2 for details on power on reset
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/μs	See section 5.2 for details on power on reset
Supply Current (Note 3)	IDD		1.8	4.5	mA	Fosc = 4 MHz, VDD = 5.5V (Note 5) Fosc = 32 KHz, VDD = 2.0V, WDT disabled, LP osc configuration
			15	32	μA	
Power Down Current (Note 4)	IPD		3	16	μA	VDD = 2.0V, WDT enabled, -40°C to +85°C
			0.4	7	μA	VDD = 2.0V, WDT disabled, 0°C to +70°C
			0.4	9	μA	VDD = 2.0V, WDT disabled, -40°C to +85°C
			0.4	TBD	μA	VDD = 2.0V, WDT disabled, -40°C to +125°C

* These parameters are characterized but not tested.

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- Note 5: For RC osc configuration, current through Rext (external pull-up resistor) is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with Rext in kOhm.

Notes to Table 7.3

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C84 be driven with external clock in RC mode.
- Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- Note 4: Negative current is defined as coming out of the pin.
- Note 5: The user may use better of the two specifications.



PIC16C84

7.3 DC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for automotive, $-40 \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial				
		Operating voltage V_{DD} range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR, RTCC, OSC1 (in RC configuration) OSC1 (in XT, HS and LP configuration)	V_{IL}	V_{SS} V_{SS}		$0.2 V_{DD}$ $0.2 V_{DD}$ $0.3 V_{DD}$	V V V	Note 2
Input High Voltage I/O ports MCLR, RTCC, OSC1 (in RC configuration) OSC1 (XT, HS and LP configuration)	V_{IH}	2.0 $0.7 V_{DD}$ $0.85 V_{DD}$ $0.7 V_{DD}$		V_{DD} V_{DD} V_{DD}	V V V	$V_{DD} \leq 5.5\text{V}$ (note 5) For entire V_{DD} range (note 5) Note 2
Input Leakage Current (Notes 3, 4) I/O ports RA, RB MCLR, RTCC OSC1	I_{IL}			± 1 ± 5 ± 5	μA μA μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, XT, HS and LP osc configuration
PortB Weak Pull-up Current	I_{PU}	50	100	150	μA	$V_{PIN} = V_{SS}$, $V_{DD} = 5.0\text{V}$
Output Low Voltage I/O Ports OSC2/CLKOUT (RC osc configuration)	V_{OL}			0.6 0.6 0.6 0.6	V V V V	$I_{OL} = 8.5\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OL} = 6.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$ $I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OL} = 1.2\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (RC osc configuration)	V_{OH}	$V_{DD}-0.7$ $V_{DD}-0.7$ $V_{DD}-0.7$ $V_{DD}-0.7$			V V V V	$I_{OH} = -3.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OH} = -2.5\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$ $I_{OH} = -1.3\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+85^{\circ}\text{C}$ $I_{OH} = -1.0\text{ mA}$, $V_{DD} = 4.5\text{V}$, -40°C to $+125^{\circ}\text{C}$
Data EEPROM Endurance	E_d	100,000	1,000,000		E/W cycles	
V_{DD} for read/write Erase/write cycle time	V_{drw} t_{dew}		Full V_{DD} range	10	ms	
Program EEPROM Memory Endurance	E_p	100	1000		E/W cycles	See section 11 for more details on programming
Erase/write cycle time V_{DD} for read V_{DD} for erase/write	t_{pew} V_{pr} V_{pw}		Full V_{DD} range	10 5.5	ms V	

Notes on previous page.

7.4 AC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)				
		Operating temperature -40°C ≤ TA ≤ +125°C for automotive, -40 ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial				
		Operating voltage VDD range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
External CLOCKIN Frequency (Note 2)	Fosc	DC		4	MHz	XT, RC osc mode. VDD ≥ 3V XT, RC osc mode. 2V ≥ VDD ≥ 3V HS osc mode (PIC16C84-04, PIC16LC84-04) HS osc mode (PIC16C84-10) LP osc mode
		DC		2	MHz	
		DC		4	MHz	
		DC		10	MHz	
Oscillator Frequency (Note 2)	Fosc	DC		4	MHz	RC osc mode XT osc mode HS osc mode (PIC16C84-04, PIC16LC84-04) HS osc mode (PIC16C84-10) LP osc mode
		0.1		4	MHz	
		1		4	MHz	
		1		10	MHz	
Instruction Cycle Time (Note 2)	Tcy	DC		200	KHz	LP osc mode
		DC	0.4	4/Fosc	00	
External Clock in Timing (Note 4)						
Clock in (OSC1) High or Low Time						
XT oscillator type	TCKHLXT	50			ns	
LP oscillator type	TCKHLLP	2			μs	
HS oscillator type	TCKHLHS	20			ns	
Clock in (OSC1) Rise or Fall Time						
XT oscillator type	TCKRFXT	25			ns	
LP oscillator type	TCKRFLP	50			ns	
HS oscillator type	TCKRFHS	25			ns	
OSC1 high to CLKOUT low	TOSH2CKL				ns	Note 6
OSC1 high to CLKOUT high	TOSH2CKH				ns	Note 6
CLKOUT output rise time	TCKR				ns	Note 6
CLKOUT output fall time	TCKF				ns	Note 6
RESET Timing						
MCLR Pulse Width (low)	TMCLR	100			ns	
RTCC Input Timing, No Prescaler						
RTCC High Pulse Width	TRTH	0.5 Tcy + 20*			ns	Note 3
RTCC Low Pulse Width	TRTL	0.5 Tcy + 20*			ns	Note 3
RTCC Input Timing, With Prescaler						
RTCC High Pulse Width	TRTH	10			ns	Note 3
RTCC Low Pulse Width	TRTL	10			ns	Note 3
RTCC Period	TRTP	$\frac{Tcy + 40}{N}$ *			ns	Note 3. Where N = prescale value (2, 4, ..., 256)
Watchdog Timer Timeout Period (No Prescaler)	TWDT	7*	18*	33*	ms	VDD = 5V, -40°C to +125°C
OST/PWRT Timings						
Oscillation Start-up Timer Period	TOST		1024 tosc		ms	tosc = OSC1 period
Power up timer period	TPWRT	28*	72*	132*	ms	VDD = 5V, -40°C to +125°C
I/O Timing						
I/O Pin Input Valid Before CLKOUT↑	TioV2ckH	0.25 Tcy + 30			ns	Note 6
I/O Pin Input Hold After CLKOUT↑	TckH2ioI	0			ns	Note 6
I/O Pin Output Valid After CLKOUT↓	TioV2ckL			40	ns	Note 6

* These parameters are characterized, but not tested.

(Cont. on next page)



PIC16C84

7.4 AC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for automotive, $-40 \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial Operating voltage V_{DD} range as described in DC spec table 7.1				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
I/O Timing (cont.)						
I/O Pin Input Valid Before OSC \uparrow (I/O Setup Time)	$T_{ioV2osH}$	TBD			ns	
OSC1 \uparrow to I/O pin input invalid (I/O hold time)	$T_{osH2ioL}$	TBD			ns	
OSC1 \uparrow to I/O pin output valid	$T_{osH2ioV}$			TBD	ns	
I/O pin output rise time	T_{ioR}			TBD	ns	
I/O pin output fall time	T_{ioF}			TBD	ns	
Interrupt Timing						
INT pin high or low time	T_{irP}	20			ns	
RB <7:4> input change time for interrupt to be recognized	T_{rbP}	20			ns	
Capacitive Loading Specs on Output Pins						
OSC2 pin	C_{osc2}			15	pF	In XT, HS or LP modes when external clock is used to drive OSC1
All I/O pins	C_{io}			50	pF	

* These parameters are characterized, but not tested.

NOTES TO TABLE 7.4

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: Instruction cycle period (T_{cy}) equals four times the input oscillator time base period.
All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.
When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- Note 3: For a detailed explanation of RTCC input clock requirements see section 6.4.1.
- Note 4: Clock-in high-time is the duration for which clock input is at V_{IHOSC} or higher. Clock-in low-time is the duration for which clock input is at V_{IHOSC} or lower.
- Note 5: All AC parameters are tested or characterized with these capacitive loads.
- Note 6: CLKOUT is available only in RC oscillator mode.

7.5 Electrical Structure of Pins

FIGURE 7.5.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB)





FIGURE 7.5.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



Notes to figures 7.5.1 and 7.5.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). Rin is a small resistance to further protect the input buffer from ESD.

8.0 TIMING DIAGRAMS

FIGURE 8.0.1 - RTCC TIMING





FIGURE 8.0.2 - INPUT/OUTPUT TIMING FOR I/O PORTS




**9.0 DC & AC CHARACTERISTICS
GRAPHS/TABLES:**

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

**FIGURE 9.0.1 - TYPICAL RC OSCILLATOR
FREQUENCY vs.
TEMPERATURE**




2

**FIGURE 9.0.2 - TYPICAL RC OSCILLATOR
FREQUENCY vs V_{DD}***




*Measured in PDIP Packages.

**FIGURE 9.0.3 - TYPICAL RC OSCILLATOR
FREQUENCY vs V_{DD}***



*Measured in PDIP Packages.

FIGURE 9.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD*



*Measured in PDIP Packages.

TABLE 9.0.1 - RC OSCILLATOR FREQUENCIES*

Cext	Rext	Average Fosc @ 5V, 25°C	
		Fosc (MHz)	± %
20pf	3.3k	4.71 MHz	± 28%
	5k	3.31 MHz	± 25%
	10k	1.91 MHz	± 24%
	100k	207.76 KHz	± 39%
100pf	3.3k	1.65 MHz	± 18%
	5k	1.23 MHz	± 21%
	10k	711.54 KHz	± 18%
	100k	75.62 KHz	± 28%
300pf	3.3k	672.78 KHz	± 14%
	5k	489.49 KHz	± 13%
	10k	275.73 KHz	± 13%
	100k	28.12 KHz	± 23%

*Measured in PDIP Packages.

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value.

FIGURE 9.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C




FIGURE 9.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C




FIGURE 9.0.7 - MAXIMUM I_{pd} vs V_{DD} WATCHDOG DISABLED






FIGURE 9.0.8 - MAXIMUM I_{pd} vs V_{DD} WATCHDOG ENABLED*



2

* IPD, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 9.0.9 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs V_{DD}



PIC16C84

FIGURE 9.0.10 - V_{IH} , V_{IL} OF MCLR, RTCC AND OSC1 (IN RC MODE) vs V_{DD}




FIGURE 9.0.11 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs V_{DD}




FIGURE 9.0.12 - TYPICAL I_{DD} vs FREQ (EXT CLOCK, 25°C)




FIGURE 9.0.13 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -40° to +85°C)




FIGURE 9.0.14 - WDT Timer Time-out Period vs VDD




FIGURE 9.0.15 - Transconductance (gm) of HS Oscillator vs VDD




FIGURE 9.0.16 - Transconductance (gm) of LP Oscillator vs VDD




FIGURE 9.0.17 - Transconductance (gm) of XT Oscillator vs VDD




FIGURE 9.0.18 - I_{OH} vs V_{OH} , $V_{DD} = 3V$




FIGURE 9.0.19 - I_{OH} vs V_{OH} , $V_{DD} = 5V$




FIGURE 9.0.20 - I_{OL} vs V_{OL} , $V_{DD} = 3V$





FIGURE 9.0.21 - I_{OL} vs V_{OL} , $V_{DD} = 5V$



2

PIC16C84


TABLE 9.0.2 - INPUT CAPACITANCE *

Pin Name	Typical Capacitance (pF)	
	18L PDIP	18L SOIC
RA port	5.0	4.3
RB port	5.0	4.3
MCLR	17.0	17.0
OSC1	4.0	3.5
OSC2/CLKOUT	4.3	3.5
RTCC	3.2	2.8

* All capacitance values are typical at 25°C. A part to part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

10.0 PACKAGING DIAGRAMS AND DIMENSIONS

10.1 18-LEAD PLASTIC DUAL IN-LINE (.300 mil)




2

Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

PIC16C84

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

10.2 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)




Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A_1	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	—	0.1016		—	0.004	

10.3 PACKAGE MARKING INFORMATION


18L PDIP




Example



18L SOIC



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.
Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.		

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

2

11.0 PROGRAMMING THE PIC16C84

The PIC16C84 is programmed using one of two methods, serial or parallel. The serial mode will allow the PIC16C84 to be programmed while in the users system using only five pins: VDD, VSS, MCLR/VPP, RB6 and RB7. This allows for increased design flexibility. The parallel mode will provide faster programming as the data is loaded into the PIC16C84 with a greater throughput. Either mode may be selected at the start of the programming process. The parallel mode is intended for programmers. In either mode, both program and data memory can be programmed. You can get complete programming information in the PIC16C84 programming specification (DS30189).

12.0 DEVELOPMENT SUPPORT

12.1 Development Tools

The PIC16C5X and PIC16CXX microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MASTER™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- Assembler
- Software Simulator

12.2 PICMASTER™: High Performance Universal In-Circuit Emulator

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows™ 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT® platform and Windows 3.X environment was chosen to best make these features available to you, the end user.

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC Host Emulation Control Software

The Windows 3.X System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.


Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

12.3 PRO MASTER™: Universal Programmer

The PRO MASTER Universal Programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

FIGURE 12.2 - PICMASTER SYSTEM CONFIGURATION



In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. PRO MASTER supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

12.4 PICSTART™ Programmer

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS232) ports. A PC based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based.

12.5 Assembler

The Assembler is a PC hosted software development tool supporting the PIC16C5X and PIC16CXX series microcontrollers. It offers a full featured Macro and Conditional assembly capability. It can also generate various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

12.6 Software Simulator

The Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16C5X and PIC16CXX series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. Two forms of symbolic debugging are available: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.7 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed below:

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator with your choice of Target Probe, PRO MASTER Programmer, Assembler, Software Simulator and Samples.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples

APPENDIX A

The following are the list of modifications over the PIC16C5X microcontroller family:

1. Instruction word length is increased to 14 bit. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from status register.
3. Data memory paging is redefined slightly. Status register is modified.
4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
5. OPTION and TRIS registers are made addressible.
6. Interrupt capability is added. Interrupt vector is at 0004h.
7. Stack size is increased to 8 deep.
8. Reset vector is changed to 0000h.
9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
10. Wake up from SLEEP through interrupt is added.
11. Two separate timers oscillator start-up timer (OST) and power-up timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
12. PortB has weak pull-ups and interrupt on change feature.
13. RTCC pin is also a port pin (RA4) now.
14. Location 07h (PortC) is unimplemented and not a general purpose register.
15. FSR is made a full eight bit register.
16. "In system programming" is made possible. The user can program the PIC16C84 using only five pins: VDD, VSS, MCLR/VPP, RB6 (clock) and RB7 (data in/out).

APPENDIX B

To convert code written for PIC16C5X to PIC16C84, the user should take the following steps:

1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
3. Eliminate any data memory page switching. Re-define data variables to reallocate them.
4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
5. Change reset vector to 0000h.
6. Note that location 07h is an unimplemented data memory location.

Index

Absolute maximum ratings	39
AC characteristics	43, 44
Addressing modes	7, 8
ALU	11
Architectural overview	5
Brown-out protection	24
Carry	9, 10
Characteristic graphs/tables	47-54
Clocking	6
Code protection	26
Compatibility with PIC16C5X	4, 61
Configuration fuses	26-28
DC characteristics	40-42
Development support	58-60
EECON1	38
EECON2	38
EEPROM data memory	37-38
Electrical characteristics	39
Features	1
ID locations	26
Instruction cycle	6
Instruction set	13-20
Interrupt	11,12
Introduction	1
OPTION register	37
Oscillator	24, 25
Oscillator start-up timer	21, 22
Packaging diagrams	55-57
PD bit	9,10
Pinout	1, 5
PIC16C84 block diagram	2
Port A	28, 29
Port B	29-31
Power-down	26
Power-on reset	21-24
Power-up timer	22, 23
Program counter	7
Program memory	6
Programming information	58
QTP	4
Register file	7, 8, 22
Reset	21, 22
RTCC	32-35
SLEEP	26, 27
Stack	7
Status register	10
SQTP	4
TO bit	9, 10
Watchdog timer	24
W register	11

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see last page of Data Sheet for listing)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local Compuserve number (Compuserve membership NOT required). See Microchip's Bulletin Board User's document (literature # DS30128B).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the Compuserve communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use Compuserve membership services, therefore **you do not need Compuserve membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local Compuserve agent for details if you have a problem. Compuserve services allows multiple users at baud rates up to 9600.

To connect:

1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal Compuserve setting which is 7E1.
2. Dial your local Compuserve phone number.
3. Type **<ENTER>** and a garbage string will appear because Compuserve is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name:` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find Compuserve's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local Compuserve number. After the system responds with `Host Name:`, type **NETWORK<ENTER>** and follow Compuserve's directions.

PIC16C84

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO.	- XX	X	/XX	XXX	
					Pattern: 3-Digit Pattern Code for QTP (blank otherwise)
					Package: P = PDIP SO = SOIC (Gull Wing, 300 mil body)
					Temperature Range: - = 0° C to +70° C (T for tape/reel) I = -40° C to +85° C (S for tape/reel) E = -40° C to +125° C
					Frequency Range: 04 = 4 MHz 10 = 10 MHz
					Device: PIC16C84 : V _{DD} range 4.0V to 6.0V PIC16LC84 : V _{DD} range 2.0V to 6.0V

Examples:

- a) PIC16C84 - 04/P 301 = Commercial temp., PDIP package, 4 MHz, normal V_{DD} limits, QTP pattern # 301
- b) PIC16LC84 - 04I/SO = Industrial temp., SOIC package, 4 MHz, extended V_{DD} limits
- c) PIC16C84 - 10E/P = Automotive temp., PDIP package, 10 MHz, normal V_{DD} limits

40 Pin EPROM-Based 8-Bit CMOS Microcontroller

FEATURES

High performance RISC-like CPU

- Only 35 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC - 20 MHz clock input
DC - 200 ns instruction cycle
- 14-bit wide instructions
- 8-bit wide data path
- 2048 x 14 on-chip EPROM program memory
- 128 x 8 general purpose registers (SRAM)
- 33 special function hardware registers
- 8 levels deep hardware stack
- Direct, indirect and relative addressing modes
- Interrupt capability

Peripheral features

- 33 I/O pins with individual direction control
- High current sink/source for direct LED drive
- RTCC: 8 bit real time clock/counter with 8-bit programmable prescaler
- TMR1: 16-bit timer/counter (time-base for capture/compare)
- TMR2: 8 bit timer/counter with 8-bit period register (time-base for PWM), prescaler and postscaler
- One pin that can be configured as capture input or PWM output or compare output
 - Capture is 16 bit, max resolution 200 ns
 - Compare is 16, max resolution 200 ns
 - PWM resolution is 1 to 10 bit. Max freq 20 KHz (10 bit) or 80 KHz (8 bit)
- Microprocessor port: 8-bit wide, with external \overline{RD} , \overline{WR} and \overline{CS} controls
- Synchronous serial port (SSP) with two modes of operation
 - 3-wire SPI
 - I²C™ / Access-bus™ compatible


Special microcontroller features

- Power on reset (POR)
- Power-up timer (PWRT)
- Oscillator start-up timer (OST)
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
 - Low cost RC oscillator
 - Standard crystal/resonator
 - High speed crystal/resonator
 - Power saving low frequency crystal

CMOS technology

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 6.0V
 - Industrial: 2.5V to 6.0V
 - Automotive: 2.5V to 6.0V
- Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 1 μ A typical standby current

FIGURE 1 - PACKAGE



INTRODUCTION


The PIC16C64 is the first 40 pin member of the versatile PIC16CXX family of 8-bit, high performance microcontrollers. The enhanced PIC16CXX core features an instruction word length of 14 bits, 8 level deep stack and multiple internal and external interrupt sources.

The PIC16C64 offers 128 bytes of RAM and 33 I/O pins. In addition, the PIC16C64 adds several peripheral features useful in many high performance applications including; three timer/counters, capture, compare, PWM features and serial ports. An 8-bit microprocessor port is available in addition to a synchronous serial port which can be configured as either a 3-wire SPI or I²C.

PIC16C64

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



™ is a trademark of Phillips.

Access-bus is a trademark of Digital Equipment Corp.



PIC17C42

High Performance 8-Bit CMOS EPROM Microcontroller

FEATURES

Powerful CPU

- Fully static design
- 8 bit wide data path
- 16 bit wide instructions
- All instructions are single word
- Most instructions are single cycle, a few are two cycle
- 250ns cycle time (at 16 MHz). 25 Mhz version is planned.
- 64K x 16 of addressable program memory space
- Direct, indirect (with auto increment and decrement), immediate and relative addressing
- Four modes of operation
 - Microcontroller mode
 - Secure microcontroller mode
 - Extended microcontroller mode (both internal and external program memory access)
 - Microprocessor mode (external only program memory access)

High level of Integration

- 2K x 16 on chip EPROM program memory
- 232 x 8 general purpose registers (SRAM)
- 48 special function registers
- 16 x 16 hardware stack
- 11 external/internal interrupts
- Up to 33 I/O pins
- Three 16-bit timer/counters
- Two 16-bit capture registers
- Two high speed PWM outputs (10 bit, 15.6 KHz)
- Full featured serial port (USART) with baud rate generator

Special microcontroller features

- Watchdog timer with its own on-chip RC oscillator for reliable operation
- Power saving SLEEP mode
- On-chip power-up timer and power on reset saves external circuitry
- On-chip oscillator start-up timer
- Fuse selectable oscillator options: standard crystal oscillator, low frequency crystal oscillator, RC oscillator or external clocking
- Code protection feature to protect on-chip EPROM program memory

Package Options

- 40L PDIP, 44L PLCC and 44L PQFP

PIC17C42 OVERVIEW

PIC17C42 is the first member of a high performance EPROM based 8-bit CMOS microcontroller family. The PIC17C42 integrates a powerful CPU (250 ns instruction cycle) with an array of peripheral resources making it ideal for complex real-time control applications.

Microchip's EPROM technology allows the user to test and develop code on windowed cerdip package version and move into production with the cost effective One Time Programmable (OTP) plastic DIP package version.

The PIC17C42 is fully supported by a host of software and hardware development tools. These include an assembler/linker, a low cost in-circuit emulator, a high performance in-circuit emulator, a programmer and a programmer/development board. A C compiler is planned. All tools are supported by PC AT and compatible platforms.

1.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C42 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C42 uses a modified Harvard architecture, in which, program and data are accessed from separate memories. This improves bandwidth over traditional Von-Neuman architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. In PIC17C42, opcodes are 16-bit wide making it possible to have all single word instructions. Full 16 bit wide program memory access bus fetches a 16 bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (55 in all) execute in a single cycle (250ns @ 16MHz) except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C42 can address 64K x 16 program memory space. It integrates 2K x 16 EPROM program memory on-chip. Program execution can be internal only (microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode).

The PIC17C42 can directly or indirectly address 256 data memory locations (file registers). All special function registers including the program counter are mapped in the data memory. The PIC17C42 has a fairly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17C42 simple yet efficient. In addition, the learning curve is reduced significantly.

FIGURE A - PIC17C42 BLOCK DIAGRAM




Table of Contents

1.0	Architectural Overview	1	7.1.2	Asynchronous Mode Reception	42
1.1	PIC17C42 Pinout Description	5	7.2	Synchronous Mode	43
1.2	Internal Clocking Scheme	6	7.2.1	Synchronous Mode Transmission	43
1.3	Instruction Flow/Pipelining	7	7.2.2	Synchronous Mode Reception	44
1.4	Memory Organization	7	7.2.3	Synchronous Slave Mode/SLEEP Mode	44
1.5	Different Program Memory Organization	7		Interaction:	45
1.5.1	External Program Memory Interface	8	7.3	Baud Rate Generator	45
1.6	Data Memory Organization	9	7.4	Serial Port Registers	48
1.6.1	Organization of Special Function Registers	9	7.4.1	Summary of Serial Port Registers	48
2.0	Instruction Set	11	7.5	Summary of Serial Port Pins	49
2.1	Special Function Registers as Source/	11	8.0	Timer/Counters: Overview	49
	Destination	13	8.1	Role of the Timer/Counters	49
2.2	Instruction Description	14	8.2	RTCC Module	49
3.0	Hardware Description of the CPU	23	8.2.1	RTCC Operation	50
3.1	Indirect Addressing Registers (Files 00h	23	8.2.2	Read/Write Consideration for RTCC	50
	& 08h)	23	8.2.3	External Clock Considerations	51
3.2	File Select Registers (FSR0 and FSR1,	23	8.2.4	Summary of RTCC Registers	52
	Files 01h and 09h)	23	8.3	Timer1 & Timer2	52
3.3	Table Pointer (TBLPTRL Files and TBLPTRH,	23	8.3.1	Timer1, Timer2 in 8 Bit Mode	52
	Files ODh and OEh)	23	8.3.2	Timer1 & Timer2 in 16 Bit Mode	53
3.4	Table Latch (TBLATH, TBLATL)	23	8.3.3	External Clock Input for Timer1, Timer2	53
3.5	Program Counter Module	23	8.3.4	Summary of Timer1, Timer2 Registers	56
3.6	Stack	23	8.4	Timer/Counter 3	56
3.6.1	Stack Available Status Bit (Bit 5, CPUSTA)	24	8.4.1	External Clock Input for Timer3	57
3.6.2	Using the STKAVL Bit	24	8.4.2	Reading/Writing Timer3	57
3.7	Interrupt Logic	24	8.4.3	Summary of Timer3 Registers	57
3.7.1	Interrupt Flag and Mask Bits	24	9.0	Capture Module	59
3.7.2	Peripheral Interrupts	24	9.1	One Capture + Timer/Counter3 + Period	59
3.7.3	INT and RT External Interrupts	26		Register Mode	59
3.8	ALU	27	9.2	Two Capture + Timer/Counter3 Mode	59
4.0	Special Features of the CPU	28	9.3	Summary of Capture Registers	60
4.1	Reset	28	10.0	Pulse Width Modulation (PWM) Outputs	60
4.2	Oscillator	29	10.1	Summary of PWM Registers	62
4.2.1	EC: External Clock Input Mode	29	11.0	Development Support	62
4.2.2	RC: RC Oscillator Mode	29	11.1	ASM-17: PIC17C42 Cross Assembler	62
4.2.3	XT: Crystal Oscillator Mode	29	11.2	PRO MASTER™ Programmer	62
4.2.4	LF: Low Frequency Crystal Oscillator Mode	29	11.3	PICMASTER-17™: High Performance	63
4.3	Oscillator Start-up Timer (OST)	30		Universal In-Circuit Emulator System	63
4.4	Power-up Timer (PWRT) and Power on	30	11.3.1	Host System Requirements	63
	Reset (POR)	30	11.3.2	Emulator System Components	63
4.5	Sleep Mode	32	11.4	Ordering Development Tools	65
4.5.1	Wake-up from SLEEP	32	11.5	Application and Technical Support	65
4.5.2	Interrupt/SLEEP Interaction	33	11.6	Programming Support	65
4.5.3	Minimizing current consumption in SLEEP	33	11.6.1	Prototype Programming	65
	Mode	33	11.6.2	Production Volume Programming	65
4.6	Watchdog Timer	34	11.6.3	Factory Programming	65
4.6.1	WDT as a Regular Timer	34	11.6.4	Distributor Programming Support	65
4.7	Code Protection and Write Protection	34	12.0	Electrical Characteristics	66
4.8	Configuration Fuses	34	12.1	Absolute Maximum Ratings	66
5.0	Overview of Peripherals	35	12.2	DC Characteristics	67
5.1	The Bank Select Register (BSR, Address	35	12.3	AC Characteristics	68
	0Fh)	35	12.3.1	AC Characteristics: OSC/Reset/System Bus	68
6.0	Digital I/O Ports	36	12.3.2	AC Characteristics: Serial Port	69
6.1	Port A	36	12.3.3	AC Characteristics: I/O Port	69
6.1.1	Using RA2, RA3 Pins as Output	37	12.3.4	AC Characteristics: RTCC and INT	70
6.1.2	Summary of Port A Registers	37	12.3.5	AC Characteristics: Timer1, Timer2,	70
6.2	Port B	37		Timer3, Capture and PWM:	70
6.2.1	Summary of Port B Registers	39	12.3.6	AC Test Load and Timing Conditions	71
6.3	Port C	39	12.4	Timing Diagrams	72
6.3.1	Summary of Port C Registers	39	13.0	Package Information	78
6.4	Port D	40	13.1	Package Type: 40-Lead Ceramic Cerdip Dual	78
6.4.1	Summary of Port D Registers	40		In-Line with Window (.600 mil)	78
6.5	Port E	40	13.2	Package Type: 40-Lead Plastic Dual	79
6.5.1	Summary of Port E Registers	41		In-Line (.600 mil)	79
7.0	Universal Synchronous Asynchronous	41	13.3	Package Type: 44-Lead Plastic Leaded	80
	Receiver Transmitter (USART)	41		Chip Carrier (Square)	80
7.1	Asynchronous Mode	41			
7.1.1	Asynchronous Mode Transmission	41			

PIC17C42

13.4	Package Type: 44-Lead Metric Plastic Quad	
	Fine Pitch (MQFP 10x10MM Body 1.6/.05MM Lead Form)	81
	Connecting to Microchip BBS	83
	Sales and Support	84
	Part Numbers	84

Table of Figures

A	PIC17C42 Block Diagram	2
B	PIC17C42 Pin-outs	5
1.2.1	Internal Clocks	6
1.3.1	Instruction Fetch/Execute Pipeline	7
1.5.1	Program Memory Map	8
1.5.2	Memory Map in Different Modes	8
1.5.1.1	External Program Memory Read and Write Timings	9
1.6.1	Data Memory Map	9
1.6.2	Register File Summary (PIC17C42)	10
2.0.1	Instruction Decode Map	13
3.7.1.1	Register INTSTA	25
3.7.1.2	PIR (Peripheral Interrupt Request) Register	25
3.7.1.3	PIE (Peripheral Interrupt Enable) Register	26
3.7.3.1	RTCSTA: RTCC Status/Control Register	26
3.8.1	ALUSTA (ALU Status) Register	27
4.1.1	Simplified Block Diagram of On-Chip Reset Circuit	28
4.2.1	Different Oscillator/Clockin Options	29
4.4.1	Brown Out Protection Circuit	30
4.4.2	Brown Out Protection Circuit	30
4.4.3	External Reset Pulse	31
4.4.4	Using On-chip POR	31
4.4.5	Internal Reset (V _{DD} and MCLR Tied Together)	31
4.4.6	Internal Reset (V _{DD} and MCLR Tied Together): Slow V _{DD} Rise Time	31
4.4.7	OST Start-up Timing Details	32
4.5.1	CPUSTA Register	33
4.8.1	Reading Fuse Location	34
6.0.1	I/O Port Read and Write Timing	36
6.1.1	Port A Block Diagrams	37
6.2.1	Port B Block Diagram	38
6.2.2	Port B Block Diagram	39
6.3.1	Block Diagram of Ports C, D and E	40
7.1.1.1	Asynchronous Transmission	42
7.1.1.2	Asynchronous Transmission (back to back)	42
7.1.2.1	Asynchronous Reception	43
7.2.1.1	Synchronous Transmission	44
7.2.1.2	Synchronous Transmission (through TXEN)	44
7.2.1.3	Synchronous Transmission (Slave)	44
7.2.2.1	Synchronous Reception (Master Mode, SREN)	45
7.2.2.2	Synchronous Master Mode Reception (CREN)	46
7.4.1.1	RCSTA: Receive Status & Control Register	48
7.4.1.2	TXSTA: Transmit Status & Control Register	48
8.2.1.1	RTCC Module Block Diagram	49
8.2.1.2	RTCSTA: RTCC Status/Control Register	50
8.2.2.1	RTCC Timing: Write High or Low Byte	50
8.2.2.2	RTCC Read/Write in Timer Mode	51
8.2.3.1	RTCC Timing With External Clock	52
8.3.1.1	Timer1/Timer2 Block Diagram	53
8.3.1.2	TMR1, TMR2, TMR3 Timing in Timer Mode	54
8.3.1.3	Timer/Capture/PWM Control Register 1 (TCON1)	55
8.3.3.1	TMR1, TMR2 and TMR3 in External Clock Mode	55
8.3.3.2	Timer/Capture/PWM Control Register 2 (TCON2)	56
8.4.1.1	Timer3/Capture Module Block Diagram	58
10.0.1	Simplified PWM Block Diagram	60

10.0.2	PWM Output	61
11.4.1	PICMASTER-17 Development System	64
11.4.2	PICMASTER-17 Development System Block Diagram	64
11.4.3	Sample Screen Layout for PICMASTER-17	65
12.3.6.1	Input Level Conditions	71
12.3.6.2	Output Level Conditions	71
12.3.6.3	Load Conditions	71
12.4.1	Timing Diagram - External Program Memory Read	72
12.4.2	Timing Diagram - External Program Memory Write	73
12.4.3	Timing Diagram - Interrupt Timing	73
12.4.4	Reset Timing	74
12.4.5	TABLRD Timing	74
12.4.6	TABLRD Timing (Consecutive TABLRD Instructions)	75
12.4.7	TABLWT Timing	75
12.4.8	TABLWT Timing (Consecutive TABLWT Instructions)	76
12.4.9	Sleep/Wake-up Through INT (LF, XT Modes)	76
12.4.10	Sleep/Wake-up Through INT (RC Mode)	77
12.4.11	Synchronous Transmission (master/slave)	77
12.4.12	Synchronous Receive (master/slave)	77
12.4.13	I/O Port Input/Output Timing (Port A, Port B)	77
13.1	Package Type: 40-Lead Ceramic Cerdip Dual In-Line with Window (.600 mil)	78
13.2	Package Type: 40-Lead Plastic Dual In-Line (.600 mil)	79
13.3	Package Type: 44-Lead Plastic Leaded Chip Carrier (Square)	80
13.4	Package Type: 44-Lead Metric Plastic Quad Fine Pitch (MQFP 10x10MM Body 1.6/.015MM Lead Form)	81

Table of Tables

1.1	PIC17C42 Pinout Description	5
1.5.1.2	Access Time Requirements for External Memory	9
3.7.1	Table of Interrupts	24
4.2.1	Oscillator Options	29
4.5.1.1	Wake-up and Reset Function Table	33
4.8.1	Configuration Fuses	34
6.1.1	Port A Functions	36
6.2.1	Port B Functions	38
6.5.1	Port E Functions	41
7.3.1	Baud Rates for Synchronous Mode	47
7.3.2	Baud Rates for Asynchronous Mode	47

Trademarks:



PIC is a registered trademark of Microchip Technology Incorporated in the U.S.

PICMASTER, PRO MASTER and PICSTART are trademarks of Microchip Technology Incorporated.

IBM PC and AT are trademarks of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

FIGURE B - PIC17C42 PIN-OUT



1.1 PIC17C42 Pinout Description

Pin Name	Pin Type	Number of Pins	Pin Function
MCLR/VPP	I/P	1	Master clear (reset) input. This is the active low reset input to the chip. During Programming mode, it is the programming voltage (Vpp) input.
OSC1	I	1	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
OSC2/CLKOUT	O	1	Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate.
RA0/INT	I	1	Input only port pin (bit 0 of Port A) and also external interrupt input. Interrupt can be configured to be on positive or negative edge.
RA1/RT	I	1	Input only port pin (bit 1 of Port A) and also an external interrupt input. Interrupt can be configured to be on rising or falling edge. It is also the external clock input for the RTCC timer/counter.
RA2,RA3	I/O	2	High voltage, high current open drain input/output port pins.
RA4/RX/DT	I/O	1	Input only port pin (bit 4 of Port A). If the serial port is enabled, in full duplex asynchronous serial communication mode this is the receive pin. In half duplex synchronous serial communication mode it is data input (during receive) or data output (during transmit).
RA5/TX/CK	I/O	1	Input only port pin (bit 5 of Port A). If the serial port is enabled, in full duplex asynchronous serial communication mode it is the transmit pin. In half duplex synchronous communication mode, it is shift clock input (slave mode) or clock output (master mode).

(cont.)

PIC17C42

Pin Name	Pin Type	Number of Pins	Pin Function
RB0/CAP1	I/O	1	Port pin configurable as input or output in software, with Schmitt trigger input (bit 0 of Port B). It is also the capture1 input pin.
RB1/CAP2	I/O	1	Port pin configurable as input or output in software, with Schmitt trigger input (bit 1 of Port B). It is also the capture2 input pin.
RB4/TCLK12	I/O	1	Port pin configurable as input or output in software, with Schmitt trigger input (bit 4 of Port B). It is also the external clock input to timer1 and timer2.
RB5/TCLK3	I/O	1	Port pin configurable as input or output in software, with Schmitt trigger input (bit 5, of Port B). It is also the external clock input to timer3.
RB6, RB7	I/O	2	Port pins configurable as input or output in software, with Schmitt trigger input (bits 6 and 7 of Port B).
RC7/AD7-RC0/AD0	I/O	8	Eight bit wide Port C with each pin software configurable as input or output. Input is TTL compatible (and not CMOS Schmitt trigger type). This is also the lower half of the 16 bit wide system bus in microprocessor mode or extended microcontroller mode. In multiplexed system bus configuration, these pins are address output as well as data input or output.
RD7/AD15-RD0/AD8	I/O	8	Eight bit wide Port D with each pin software configurable as input or output. Input is TTL compatible (and not CMOS Schmitt trigger type). This is also the upper byte of the 16 bit system bus in microprocessor mode or extended microprocessor mode or extended microcontroller mode. In multiplexed system bus configuration these pins are address output as well as data input or output.
RE0/ALE	I/O	1	Port pin configurable as input or output in software, with TTL compatible input (bit 0 of Port E). In microprocessor mode or extended microcomputer mode, it is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.
RE1/ \overline{OE}	I/O	1	Port pin configurable as input or output in software, with TTL compatible input (bit 1 of Port E). In microprocessor or extended microcontroller mode, it is the Output Enable (\overline{OE}) control output (active low).
RE2/ \overline{WR}	I/O	1	Port pin configurable as input or output in software, with TTL compatible input (bit 2 of Port E). In microprocessor or extended microcontroller mode, it is the Write Enable (\overline{WR}) control output (active low).
TEST	I	1	Test mode selection control input. Always tie to Vss for normal operation.
V _{DD}	P	1	Power
V _{SS}	P	2	Ground. Both pins must be connected to system ground.

Legend: I = Input only; O = Output only; I/O = Input/output; P = Power.


1.2 Internal Clocking Scheme

Internally, the clock input to OSC1 pin is divided by four to generate four phases (Q1, Q2, Q3 and Q4) each with a frequency equal to $f_{osc} / 4$ and duty cycle of 25%. If EC (external clock) or RC oscillator mode is selected,

the OSC2 pin provides a clock output, CLKOUT, which is high during Q3, Q4 and low during Q1, Q2.

As long as internal chip reset is active, the clock generator holds the chip in Q1 state. The CLKOUT pin is driven low (EC, RC mode).

FIGURE 1.2.1 - INTERNAL CLOCKS




1.3 Instruction Flow/Pipelining

An "Instruction Cycle" in PIC17C42 consists of Q1, Q2, Q3 and Q4. Instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction. Additionally, there are two instructions, TABLRD and TABLWT which take two or more cycles to complete. These are explained in more details 'Instruction Set' description.

A fetch cycle begins with the program counter (PC) incrementing in Q1. In external execution, the address is presented on pins AD15 - AD0 during Q2. The instruction is latched on the falling edge of Q4.

The fetched instruction is latched into the "Instruction Register (IR)" which is decoded in Q1 and executed during Q2, Q3 and Q4. Data memory is read during Q2 (operand read), ALU operations are done in Q3 and result is written back during Q4 (destination write).

FIGURE 1.3.1 - INSTRUCTION FETCH/ EXECUTE PIPELINE



1.4 Memory Organization

The PIC17C42 employs a Harvard architecture, i.e. it has separate program and data memory space. In addition, there is a hardware stack separate from both data and program space. The data space is 256 bytes in size. Most of the data space is implemented as static RAM (address 18h to FFh). Special function registers, implemented as individual hardware registers make up the rest of the data space. Refer to section 1.6 for more details. Data memory "address" and "data" buses are not brought outside the chip. So the data memory can not be expanded externally. The user can, however,

create data segments in external program memory, use TABLWT and TABLRD instructions to move data between external program memory and the register file.

The program memory is 16 bits wide. It is addressed by the 16 bit program counter for instruction fetch. It is also addressed by the table pointer register (TBLPTR, also 16 bit wide) for data move to and from data space. Addressable program memory is 64K x 16. The PIC17C42 incorporates 2K x 16 EPROM program memory on chip.

1.5 Different Program Memory Organization

The PIC17C42 operates in one of four possible program memory configurations which are:

Microcontroller Mode: In this mode, only internal execution is allowed and therefore, only the on-chip 2K program memory is available. Any access to program memory beyond 2K reads 0000h (which is NOP). In addition to program memory, fuses, test memory, and boot memory (FE00h to FFFFh) are accessible.

Protected Microcontroller Mode: It is the same as microcontroller mode except that code protection is enabled. Refer to section 4.7 for details on code protection.

Extended Microcontroller Mode: In this mode, on chip program memory (0-2K) as well as external memory (2K - 64K) are available. Execution automatically switches to external if program memory address is greater than 07FFh. The fuses, test memory and the boot memory are not accessible in this mode.

Microprocessor Mode: In this mode the on-chip program memory is not used. The entire 64K program memory is mapped externally. The fuses, test memory and the boot memory are not accessible in this mode.

The different modes are selected by fuses FPMM0 and FPMM1. These fuses are mapped in the following program memory locations:

- FPMM0: FE04h
- FPMM1: FE06h

FPMM0	FPMM1	Mode
0	0	Microcontroller Mode (Code Protected)
0	1	Microcontroller Mode (Unprotected)
1	0	Extended Microcontroller Mode
1	1	Microprocessor Mode


Note: * 1 = fuse unprogrammed or erased,
0 = fuse programmed.

Refer to section 4.7 for information on code protection.

Test Memory, Boot Memory and Fuse Locations: Test memory space is used by the factory for testing purposes. The "boot ROM" area holds programs used for programming and verification. The user need not be concerned about either of these. The fuse locations map configuration fuses used to select from various operating modes. The fuses are explained in detail, in section 4.8.

PIC17C42

FIGURE 1.5.1 - PROGRAM MEMORY MAP



1.5.1 EXTERNAL PROGRAM MEMORY INTERFACE

If external execution is selected, ports C, D and E are configured as a system bus for external program memory access. Ports D and C, together, constitute a 16 bit wide multiplexed address and data bus. The three bit E port outputs control signals ALE (Address Latch Enable), OE (Output Enable) and WR (Write Enable). An external memory access cycle is comprised of four oscillator cycles (from Q1 rising edge to Q1 rising edge). During Q2, a 16 bit address is presented on ports C and D (RD7 = MSB, RC0 = LSB) and ALE is asserted. The address output should be latched by the falling edge of ALE. In an instruction fetch or data read cycle, the OE is asserted during Q3 and Q4. The data is latched on the rising edge of OE. One oscillator cycle separation between OE ↑ and address output guarantees adequate time for external memories to shut off their output drivers before address is driven on to the bus.

In a data write cycle (only during TABLWT instruction), following address output during Q2, data is driven onto the bus during Q3 and Q4. WR is asserted during Q4 and the data output is valid both on its falling and rising edge.

Figure 1.5.1.1 depicts read and write cycles and table 1.5.1.1 shows access time required of the external memory components. For complete timing information on the system bus, refer to AC characteristics section.

FIGURE 1.5.2 - MEMORY MAP IN DIFFERENT MODES




FIGURE 1.5.1.1 - EXTERNAL PROGRAM MEMORY READ AND WRITE TIMINGS




TABLE 1.5.1.2 - ACCESS TIME REQUIREMENTS FOR EXTERNAL MEMORY

Osc frequency	Instruction cycle time (Tcy)	tacc	toe
8 MHz	500 ns	345 ns	115 ns
16 MHz	250 ns	157.5 ns	52.5 ns
20 MHz	200 ns	120 ns	40 ns
25 MHz	160 ns	90 ns	30 ns

Note: Estimated access time requirements. Exact number will be available after full characterization.

1.6 Data Memory Organization

Data memory in the PIC17C42 is organized as 256 x 8. It is accessed via an internal 8 bit data bus and an 8 bit data-memory-address-bus (derived from the instruction register). Data memory can be addressed via direct

addressing mode or through indirect addressing mode using file select registers FSR0 or FSR1 as pointer registers.


All special function registers (e.g. W, RTCC, Program Counter, Ports) are mapped in the data memory. The rest of the data memory is implemented as static RAM. A few special function registers such as Table Latches (TBLATH, TBLATL) are not mapped in data memory or any other memory space. Also not addressable are the watchdog timer and the stack pointer.

1.6.1 ORGANIZATION OF SPECIAL FUNCTION REGISTERS

Figure 1.6.1 shows the data memory space in detail:

- Address 00h:0Fh are mostly special function registers related to the CPU.
- Address 10h:17h are 'peripheral registers' such as timer register or port data latch. Since there are many more peripheral registers than can be mapped into 8 address locations, a banking scheme is used. A bank select register, BSR (address 0Fh) is used to select one of many banks. Only the lower 4 bits of BSR are implemented in the PIC17C42, making it possible to address up to 16 banks.
- Address locations 18h:1Fh are general purpose file registers implemented as part of the static RAM. However, these locations have the added privilege of being source or destination of a MOVFP or MOVVF instruction respectively.
- Locations 20h:FFh are general purpose file registers implemented as static RAM.

FIGURE 1.6.1 - DATA MEMORY MAP



PIC17C42

FIGURE 1.6.2 - REGISTER FILE SUMMARY (PIC17C42)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on power on reset	Value on all other reset (note3)
UNBANKED:										
00	INDF0	Uses contents of F1 to address data memory (not a physical register)							00000000	00000000
01	FSR0	Indirect data memory address pointer 0							XXXXXXXX	UUUUUUUU
02	PCL	Low order 8 bits of PC							00000000	00000000
03	PCLATH	Holding register for upper 8 bits of PC (Note 1)							XXXXXXXX	UUUUUUUU
04	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	C	1111XXXX
05	RTCSTA	INTEDG	RTEDG	T/C	RTPS3	RTPS2	RTPS1	RTPS0	-	00000000
06	CPUSTA	-	-	STKAV	GLINTD	TO	PD	-	-	00111100
07	INTSTA	PEIR	RTXIR	RTCIR	INTIR	PEIE	RTXIE	RTCIE	INTIE	00000000
08	INDF1	Uses contents of F9 to address data memory (not a physical register)							00000000	00000000
09	FSR1	Indirect data memory address pointer 1							XXXXXXXX	UUUUUUUU
0A	W	W register							XXXXXXXX	UUUUUUUU
0B	RTCCL	Real time clock counter LS byte							XXXXXXXX	UUUUUUUU
0C	RTCCH	Real time clock counter MS byte							XXXXXXXX	UUUUUUUU
0D	TBLPTRL	Low byte of program memory table pointer							XXXXXXXX	UUUUUUUU
0E	TBLPTRH	High byte of program memory table pointer							XXXXXXXX	UUUUUUUU
0F	BSR	Bank select register							00000000	00000000
BANK0:										
10	PORTA	PUEB	-	RA5	RA4	RA3	RA2	RA1/RT	RA0/INT	00XXXXXX
11	DDRB	Data Direction Register for Port B							11111111	11111111
12	PORTB	Port B data latch							XXXXXXXX	UUUUUUUU
13	RCSTA	SPEN	RC8/9	SREN	CREN	-	FERR	OERR	RCD8	0000000X
14	RCREG	Serial Port Receive Register							XXXXXXXX	UUUUUUUU
15	TXSTA	CSRC	TX8/9	TXEN	SYNC	-	-	TRMT	TXD8	0000001X
16	TXREG	Serial Port Transmit Register							XXXXXXXX	UUUUUUUU
17	SPBRG	Baud Rate Generator							XXXXXXXX	UUUUUUUU
BANK1:										
10	DDRC	Data Direction Register for Port C							11111111	11111111
11	PORTC	Port C data latch							XXXXXXXX	UUUUUUUU
12	DDRD	Data Direction Register for Port D							11111111	11111111
13	PORTD	Port D data latch							XXXXXXXX	UUUUUUUU
14	DDRE	Data Direction Register for Port E							00000111	00000100
15	PORTE	Port E data latch							00000XXX	00000000
16	PIR	IRB	TM3IR	TM2IR	TM1IR	CA2IR	CA1IR	TBMT	RBFL	00000010
17	PIE	IEB	TM3IE	TM2IE	TM1IE	CA2IE	CA1IE	TXIE	RCIE	00000000
BANK2:										
10	TMR1	Timer1							XXXXXXXX	UUUUUUUU
11	TMR2	Timer2							XXXXXXXX	UUUUUUUU
12	TMR3L	Timer3 Low byte							XXXXXXXX	UUUUUUUU
13	TMR3H	Timer3 High byte							XXXXXXXX	UUUUUUUU
14	PR1	Timer1 Period Register							XXXXXXXX	UUUUUUUU
15	PR2	Timer2 Period Register							XXXXXXXX	UUUUUUUU
16	PR3L/CA1L	Timer3 Period Register, low byte/capture1 register, low byte							XXXXXXXX	UUUUUUUU
17	PR3H/CA1H	Timer3 Period Register, High byte/capture1 register, high byte							XXXXXXXX	UUUUUUUU
BANK3:										
10	PW1DCL	DC1	DC0	-	-	-	-	-	-	XX000000
11	PW2DCL	DC1	DC0	TM2PW2	-	-	-	-	-	XX000000
12	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXXXXXX
13	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXXXXXX
14	CA2L	Capture2 low byte							XXXXXXXX	UUUUUUUU
15	CA2H	Capture2 high byte							XXXXXXXX	UUUUUUUU
16	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	16/8	TMR3C	TMR2C	TMR1C	00000000
17	TCON2	CA2OVF	CA1OVF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	00000000

x = unknown
u = unchanged

Notes:

- 1: The upper byte of the program counter is not directly accessible. f03 is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.
- 2: The "TO" and "PD" status bits in f06h are not affected by a "MCLR" reset. TO bit will be reset in the event of a WDT time-out reset.
- 3: Other (non power-up) resets include external reset through MCLR pin and watchdog timer timeout reset.

2.0 INSTRUCTION SET

The PIC17C42 instruction set consists of 55 instructions, each single word and 16 bit wide. Most instructions operate on a file register *f* and the working register *W* (accumulator). Depending on the instruction, the result may be directed to the file register, or the working register (*W*) or to both.

All instructions are executed in a single instruction cycle unless otherwise noted.

Any unused op-code is executed as a NOP.

The instruction set is highly orthogonal and is grouped into

- Data Move Operations
- Arithmetic and Logical Operations
- Bit Manipulation Operations
- Program Control Operations
- Special Control Operations

Data Move Instructions

Instruction Code	Hex	mnemonic	Description	Function	Status bits Affected	Notes
011p pppp ffff ffff	6pff	MOVFP	<i>f</i> , <i>p</i> Move <i>f</i> to <i>p</i>	<i>f</i> → <i>p</i>	None	4
1011 1000 kkkk kkkk	B8kk	MOVLB	<i>k</i> Move literal to BSR	<i>k</i> → BSR	None	
010p pppp ffff ffff	4pff	MOVFP	<i>p</i> , <i>f</i> Move <i>p</i> to <i>f</i>	<i>p</i> → <i>f</i>	Z	4
0000 0001 ffff ffff	01ff	MOVWF	<i>f</i> Move <i>W</i> to <i>f</i>	<i>W</i> → <i>f</i>	None	
1010 10 <i>t</i> i ffff ffff	A8ff	TABLRD	<i>t</i> , <i>i</i> , <i>f</i> Read data from table latch into file <i>f</i> , then update table latch with 16-bit contents of memory location addressed by the table pointer.	TBLATH → <i>f</i> if <i>t</i> = 1, TBLATL → <i>f</i> if <i>t</i> = 0; Prog Mem (TBLPTR) → TBLAT; TBLPTR + 1 → TBLPTR if <i>i</i> = 1;	None	8,10
1010 11 <i>t</i> i ffff ffff	ACff	TABLWT	<i>t</i> , <i>i</i> , <i>f</i> Write data from file <i>f</i> to table latch and then Write 16-bit table latch to program memory location addressed by table pointer. It also initiates programming if on-chip EPROM program memory is addressed.	<i>f</i> → TBLATH if <i>t</i> = 1, <i>f</i> → TBLATL if <i>t</i> = 0; TBLAT → Prog Mem (TBLPTR); TBLPTR + 1 → TBLPTR if <i>i</i> = 1	None	6
1010 00 <i>t</i> x ffff ffff	A0ff	TLRD	<i>t</i> , <i>f</i> Read data from table latch into file <i>f</i> (table latch unchanged).	TBLATH → <i>f</i> if <i>t</i> = 1, TBLATL → <i>f</i> if <i>t</i> = 0	None	
1010 01 <i>t</i> x ffff ffff	A4ff	TLWT	<i>t</i> , <i>f</i> Write data from file <i>f</i> into table latch.	<i>f</i> → TBLATH if <i>t</i> = 1, <i>f</i> → TBLATL if <i>t</i> = 0	None	

Arithmetic and Logical Instructions

Instruction Code	Hex	mnemonic	Description	Function	Status bits Affected	Notes
1011 0001 kkkk kkkk	B1kk	ADDLW	<i>k</i> Add literal to <i>W</i>	(<i>W</i> + <i>k</i>) → <i>W</i>	OV C DC Z	
0000 111d ffff ffff	0Efd	ADDWF	<i>f</i> , <i>d</i> ADD <i>W</i> to <i>f</i>	(<i>W</i> + <i>f</i>) → <i>d</i>	OV C DC Z	
0001 000d ffff ffff	10fd	ADDWFC	<i>f</i> , <i>d</i> ADD <i>W</i> and Carry to <i>f</i>	(<i>W</i> + <i>f</i> + <i>C</i>) → <i>d</i>	OV C DC Z	
1011 0101 kkkk kkkk	B5kk	ANDLW	<i>k</i> AND literal and <i>W</i>	(<i>W</i> .AND. <i>k</i>) → <i>W</i>	Z	
0000 101d ffff ffff	0Afd	ANDWF	<i>f</i> , <i>d</i> AND <i>W</i> with <i>f</i>	(<i>W</i> .AND. <i>f</i>) → <i>d</i>	Z	
0010 100d ffff ffff	28fd	CLRF	<i>f</i> , <i>d</i> Clear <i>f</i> and Clear <i>d</i>	"00h" → <i>f</i> , "00h" → <i>d</i>	None	3
0001 001d ffff ffff	12fd	COMF	<i>f</i> , <i>d</i> Complement <i>f</i>	\bar{f} → <i>d</i>	Z	
0010 111d ffff ffff	2Efd	DAW	<i>f</i> , <i>d</i> Dec. adjust <i>W</i> , store in <i>f</i> , <i>d</i>	<i>W</i> adjusted → <i>f</i> and <i>d</i>	C	3
0000 011d ffff ffff	06fd	DECf	<i>f</i> , <i>d</i> Decrement <i>f</i>	(<i>f</i> -1) → <i>d</i>	OV C DC Z	
0001 010d ffff ffff	14fd	INCF	<i>f</i> , <i>d</i> Increment <i>f</i>	(<i>f</i> +1) → <i>d</i>	OV C DC Z	
1011 0011 kkkk kkkk	B3kk	IORLW	<i>k</i> Inclusive OR literal with <i>W</i>	(<i>W</i> .OR. <i>k</i>) → <i>W</i>	Z	
0000 100d ffff ffff	08fd	IORWF	<i>f</i> , <i>d</i> Inclusive OR <i>W</i> with <i>f</i>	(<i>W</i> .OR. <i>f</i>) → <i>d</i>	Z	
1011 0000 kkkk kkkk	B0kk	MOVLW	<i>k</i> Move literal to <i>W</i>	<i>k</i> → <i>W</i>	None	
0010 110d ffff ffff	2Cfd	NEGW	<i>f</i> , <i>d</i> Negate <i>W</i> , store in <i>f</i> and <i>d</i>	($\overline{W+1}$) → <i>f</i> , ($\overline{W+1}$) → <i>d</i>	OV C DC Z	1,3
0001 101d ffff ffff	1Afd	RLCF	<i>f</i> , <i>d</i> Rotate left through Carry	<i>f</i> < <i>n</i> > → <i>d</i> < <i>n</i> +1>, <i>f</i> <7> → <i>C</i> , <i>C</i> → <i>d</i> <0>	C	
0010 001d ffff ffff	22fd	RLNCF	<i>f</i> , <i>d</i> Rotate left (no Carry)	<i>f</i> < <i>n</i> > → <i>d</i> < <i>n</i> +1>, <i>f</i> <7> → <i>d</i> <0>	None	
0001 100d ffff ffff	18fd	RRCF	<i>f</i> , <i>d</i> Rotate right through Carry	<i>f</i> < <i>n</i> > → <i>d</i> < <i>n</i> -1>, <i>f</i> <0> → <i>C</i> , <i>C</i> → <i>d</i> <7>	C	
0010 000d ffff ffff	20fd	RRNCF	<i>f</i> , <i>d</i> Rotate right (no Carry)	<i>f</i> < <i>n</i> > → <i>d</i> < <i>n</i> -1>, <i>f</i> <0> → <i>d</i> <7>	None	
0010 101d ffff ffff	2Afd	SETF	<i>f</i> , <i>d</i> Set <i>f</i> and Set <i>d</i>	"FFh" → <i>f</i> , "FFh" → <i>d</i>	None	3
1011 0010 kkkk kkkk	B2kk	SUBLW	<i>k</i> Subtract <i>W</i> from literal	(<i>k</i> - <i>W</i>) → <i>W</i>	OV C DC Z	
0000 010d ffff ffff	04fd	SUBWF	<i>f</i> , <i>d</i> Subtract <i>W</i> from <i>f</i>	(<i>f</i> - <i>W</i>) → <i>d</i>	OV C DC Z	1
0000 001d ffff ffff	02fd	SUBWFB	<i>f</i> , <i>d</i> Subtract <i>W</i> from <i>f</i> with borrow	(<i>f</i> - <i>W</i> - <i>c</i>) → <i>d</i>	OV C DC Z	1
0001 110d ffff ffff	1Cfd	SWAPF	<i>f</i> Swap <i>f</i>	<i>f</i> <0:3> → <i>d</i> <4:7>, <i>f</i> <4:7> → <i>d</i> <0:3>	None	
1011 0100 kkkk kkkk	B4kk	XORLW	<i>k</i> Exclusive OR literal with <i>W</i>	(<i>W</i> .XOR. <i>k</i>) → <i>W</i>	Z	
0000 110d ffff ffff	0Cfd	XORWF	<i>f</i> , <i>d</i> Exclusive OR <i>W</i> with <i>f</i>	(<i>W</i> .XOR. <i>f</i>) → <i>d</i>	Z	

PIC17C42

Program Control Instructions

Instruction Code Binary	Hex	mnemonic	Description	Function	Status bits Affected	Notes
111k kkkk kkkk kkkk	Ekkk	CALL	k Subroutine call (within 8K page boundary)	PC+1 → TOS, k → PC<12:0>; k<12:8> → f3<4:0>; PC<15:13> → f3<7:5>	None	8
0011 0001 ffff ffff	31ff	CPFSEQ	f Compare f/W skip if f=W	f - W, skip if f = W	None	7
0011 0010 ffff ffff	32ff	CPFSGT	f Compare f/W skip if f>W	f - W, skip if f > W	None	2,7
0011 0000 ffff ffff	30ff	CPFSLT	f Compare f/W skip if f<W	f - W, skip if f < W	None	2,7
0001 011d ffff ffff	16ff	DCFSZ	f,d Decrement f, skip if 0	(f-1) → d, skip if result =0	None	7
0010 011d ffff ffff	26ff	DCFSNZ	f,d Decrement f skip if not 0	(f-1) → d, skip if not 0	None	7
110k kkkk kkkk kkkk	Ckkk	GOTO	k Unconditional branch (within 8K page boundary)	k → PC<12:0>, k<12:8> → f3<4:0>; PC<15:13> → f3 <7:5>	None	8
0001 111d ffff ffff	1Efff	INCFSZ	f,d Increment f skip if 0	(f+1) → d, skip if result 0	None	7
0010 010d ffff ffff	24ff	INFSNZ	f,d Increment f skip if not 0	(f+1) → d, skip if not 0	None	7
1011 0111 kkkk kkkk	B7kk	LCALL	k Long Call (anywhere in 64K range)	(PC+1) → TOS; (f3) → PCH; k → PCL	None	5,8
0000 0000 0000 0101	0005	RETfie	f Return from interrupt and enable interrupt	TOS → PC (f3 unchanged) "0" → GLINTD	GLINTD	8
1011 0110 kkkk kkkk	B6kk	RETLW	k Return literal to W	k → W, TOS → PC, f3 unchanged	None	8
0000 0000 0000 0010	0002	RETURN	f Return from subroutine	TOS → PC (f3 unchanged)	None	8
0011 0011 ffff ffff	33ff	TSTFSZ	f Test f skip if 0	skip if f = 0	None	7

Bit Handling Instructions

Instruction Code Binary	Hex	mnemonic	Description	Function	Status bits Affected	Notes
1000 1bbb ffff ffff	8bff	BCF	f,b Bit clear f	0 → f(b)	None	4
1000 0bbb ffff ffff	8bff	BSF	f,b Bit set f	1 → f(b)	None	4
1001 1bbb ffff ffff	9bff	BTfSC	f,b Bit test, skip if clear	skip if f(b) = 0	None	4,7
1001 0bbb ffff ffff	9bff	BTfSS	f,b Bit test, skip if set	skip if f(b) = 1	None	4,7
0011 1bbb ffff ffff	3bff	BTG	f,b Bit Toggle f	f̄(b) → f(b)	None	4

Special control instructions

Instruction Code Binary	Hex	mnemonic	Description	Function	Status bits Affected	Notes
0000 0000 0000 0100	0004	CLRWDt	Clear watch dog timer	0 → WDT, 0 → WDT prescaler, 1 → PD, 1 → T̄O	PD, T̄O	
0000 0000 0000 0000	0000	NOP	No operation	None	None	
0000 0000 0000 0011	0003	SLEEP	Enter "sleep" mode	Stop oscillator, "power down" 0 → WDT, 0 → WDT prescaler, 1 → T̄O, 1 → PD	PD, T̄O	

Legend:

f	register file address (00h to FFh)
p	peripheral register file address (00h to 1Fh)
b	bit address with in 8 bit file register
i	table pointer control i = 0: do not change i = 1: increment after instruction execution
t	table byte select t = 0: perform operation on lower byte t = 1: perform operation on upper byte
k	literal field (constant data)
x	don't care
d	destination select; d=0 store result in W (f0A) d=1 store result in file register 'f'
C,DC,Z,OV	ALU status bits Carry, Digit Carry, Zero, Overflow
T̄O, PD	CPU status bits Time-out and Power-down
GLINTD	GLobal Interrupt Disable bit (bit 4, CPUStA)
W	W-register
PC	Program counter
TBLPTR	Table Pointer (16 bit)
TBLAT	Table Latch (16 bit) consists of high byte (TBLATH) and low byte (TBLATL)
TBLATL	Table latch low byte
TBLATH	Table latch high byte
WDT	Watchdog timer
BSR	Bank Select Register
TOS	Top of Stack

Notes:

- 2's Complement method.
- Unsigned arithmetic
- If d=1, only the file is affected; If d=0, both W and the file are affected; If only W is required to be affected, then f=0Ah (File 0Ah) must be defined.
- The HEX representation is not accurate. The value of the bit to be modified has to be incorporated into the third digit.
- During an LCALL, the contents of file 03h are loaded into the MSB of the PC and kkkk kkkk is loaded into file 02h the LSB of the PC.
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event.
When writing to external program memory, it is a two cycle instruction.
- Two cycle instructions when condition is true, else single cycle instruction.
- Two cycle instruction except for TABLRD to f02h (Program Counter low byte) in which case it takes 3 cycles.
- A 'skip' means that instruction fetched during execution of current instruction is not executed. Instead a 'NOP' is executed.
- Any instruction that writes to PCL (f02) is a two cycle instruction, except for TABLRD to f02 is a 3 cycle instruction.

FIGURE 2.0.1 - INSTRUCTION DECODE MAP

OPCODE <11:8>		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
OPCODE <15:12>	0	***	MOVWF	SUBWFB		SUBWF		DECF		IORWF		ANDWF		XORWF		ADDWF		
	1	ADDWFC		COMF		INCF		DECFSZ		RRCF		RLCF		SWAPF		INCFSZ		
	2	RRNCF		RLNCF		INFSNZ		DCFSNZ		CLRF		SETF		NEGW		DAW		
	3	CPFSLT	CPFSE0	CPFSGT	TSTFSZ	[Unused]				BTG								
	4	MOVVPF																
	5	MOVFPF																
	6	[Unused]																
	7	[Unused]																
	8	BSF								BCF								
	9	BTFSS								BTFSC								
	A	TLRD				TLWT				TABLRD				TABLWT				
	B	MOVLW	ADDLW	SUBLW	IORLW	XORLW	ANDLW	RETLW	LCALL	MOVLB	[Unused]							
	C	[Unused]																
	D	GOTO																
	E	[Unused]																
	F	CALL																

***:
 0000: NOP
 0001: unused
 0002: RETURN
 0003: SLEEP
 0004: CLRWDI
 0005: RETFIE
 0006: 00FF unused

[Shaded Box] unused opcode (execute as NOP)

2

2.1 Special Function Registers as Source/Destination

PIC17C42's orthogonal instruction set allows read and write of all file registers, including special function registers such as PC and status registers. There are some special situations the user should be aware of:

ALUSTA as destination (file 04h): If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or reset as a result of the instruction and overwrite the original data bits written. For example, executing CLRF 04 will clear register 04, and then set Z bit leaving 00000100b first in the register.

PCL as source or destination (file 02h): Read, write or read-modify-write on PCL (f02) have the following results:

- Read PCL (f02): PCH → PCLATH; PCL → d
- Write PCL (f02): PCLATH → PCH;
8 bit destination value → PCL
- Read-Modify-Write: PCL → ALU operand
PCLATH → PCH;
8 bit result → PCL

Where PCH = program counter high byte (not a addressable register), PCLATH = Program counter high holding latch (file f03), d = destination, W or f.

Bit Manipulation

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

PIC17C42

2.2 Instruction Description

ADDLW Add literal to W

Syntax: ADDLW k

Encoding:

1011	0001	kkkk	kkkk
------	------	------	------

Words: 1

Cycles: 1

Operation: $(W + k) \rightarrow W$

Status bits: OV, C, DC, Z

Description: The contents of the W register are added to the eight bit literal "k" and the result is placed in the W register.

ADDWF ADD W to f

Syntax: ADDWF f,d

Encoding:

0000	111d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $(W + f) \rightarrow d$

Status bits: OV, C, DC, Z

Description: Add the contents of the W register to data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

ADDWFC ADD W and Carry to f

Syntax: ADDWFC f,d

Encoding:

0001	000d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $(W + f + C) \rightarrow d$

Status bits: OV, C, DC, Z

Description: Add the W register and the Carry Flag to data memory location "f". If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed in data memory location "f".

ANDLW AND literal and W

Syntax: ANDLW k

Encoding:

1011	0101	kkkk	kkkk
------	------	------	------

Words: 1

Cycles: 1

Operation: $(W \text{ .AND. } k) \rightarrow W$

Status bits: Z

Description: The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.

ANDWF AND W with f

Syntax: ANDWF f,d

Encoding:

0000	101d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $(W \text{ .AND. } f) \rightarrow d$

Status bits: Z

Description: AND the W register with data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

BCF Bit Clear f

Syntax: BCF f,b

Encoding:

1000	1bbb	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $0 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in data memory location "f" is reset to 0.

BSF Bit Set f

Syntax: BSF f,b

Encoding:

1000	0bbb	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $1 \rightarrow f(b)$

Status bits: None

Description: Bit "b" in data memory location "f" is set to 1.

BTFSC Bit test, skip if clear

Syntax: BTFSC f,b

Encoding:

1001	1bbb	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1(2)

Operation: skip if $f(b) = 0$

Status bits: None

Description: If bit "b" in data memory location "f" is "0" then the next instruction is skipped.

If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSS Bit test, skip if set

Syntax: BTFSS f,b
 Encoding:

1001	0bbb	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1 (2)
 Operation: skip if f(b) = 1
 Status bits: None
 Description: If bit "b" in data memory location "f" is "1" then the next instruction is skipped.
 If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTG Bit Toggle f

Syntax: BTG f,b
 Encoding:

0011	1bbb	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: f(b) → f(b)
 Status bits: None
 Description: Bit "b" in data memory location "f" is inverted.

CALL Subroutine Call

Syntax: CALL k
 Encoding:

111k	kkkk	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: PC + 1 → TOS, k → PC<12:0>, k<12:8> → PCLATH<4:0>; PC<15:13> → PCLATH<7:5>
 Status bits: None
 Description: Subroutine call within 8K page. First, return address (PC + 1) is pushed into the stack. The thirteen bit value is loaded into PC bits <12:0>. Then the upper eight bits of the PC is copied into PCLATH (f03). CALL is a two cycle instruction.

CLRF Clear f and Clear d

Syntax: CLRF f,d
 Encoding:

0010	100d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1

Operation: 00h → f, 00h → d
 Status bits: None
 Description: The contents of data memory location "f" are set to 0. If "d" is 0 the contents of both data memory location "f" and W register are set to 0. If "d" is 1 the only contents of data memory location "f" are set to 0.

CLRWDT Clear Watchdog Timer

Syntax: CLRWDT
 Encoding:

0000	0000	0000	1000
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: 00h → WDT, 0 → WDT prescaler,
 Status bits: 1 → TO, 1 → PD
 Description: CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax: COMF f,d
 Encoding:

0001	001d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: f → d
 Status bits: Z
 Description: The contents of data memory location "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored in data memory location "f".

CPFSEQ Compare f with W, skip if f = W

Syntax: CPFSEQ f
 Encoding:

0011	0001	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1 (2)
 Operation: f - W, skip if f = W
 Status bits: None
 Description: If the contents of data memory location "f" are equal to the contents of the W register, the next instruction is skipped.
 If f = W then the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

PIC17C42

CPFSGT Compare f with W, skip if f > W

Syntax: CPFSGT f

Encoding:

0011	0010	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1 (2)

Operation: f - W, skip if f > W (unsigned comparison)

Status bits: None

Description: If the contents of data memory location "f" are greater than the contents of the W register, the next instruction is skipped. The subtraction is unsigned.

If f > W then the next instruction, fetched during the current instruction execution, is discarded. A NOP is executed instead making this a 2 cycle instruction.

CPFSLT Compare f with W, skip if f < W

Syntax: CPFSLT f

Encoding:

0011	0000	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1 (2)

Operation: f - W, skip if f < W (unsigned)

Status bits: None

Description: If the contents of data memory location "f" are less than the contents of the W register, the next instruction is skipped. The subtraction is unsigned.

If f < W then the next instruction, fetched during the current instruction execution, is discarded. A NOP is executed instead making this a 2 cycle instruction.

DAW Decimal Adjust W Register

Syntax: DAW f,d

Encoding:

0010	111d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: if [W<3:0> >9] .OR. [DC = 1] then W<3:0> + 6 → f<3:0>, d<3:0>; if [W<7:4> >9] .OR. [C = 1] then W<7:4> + 6 → f<7:4>, d<7:4>;

Status bits: C

Description: DAW adjusts the eight bit value in the W register resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed

BCD result. If "d" is 0 the result is placed in the W register and data memory location "f". If "d" is 1 the result is placed only in data memory location "f".

The Decimal Adjust Algorithm is as follows:

Step 1: If the lower nibble of W is greater than 9 or if the DC flag (Digit Carry) is set from previous operations, then 06h is added to W.

Step 2: If upper nibble is greater than 9 or if C flag (Carry) is set following Step 1 operation, 60h is added to W

The Carry flag may be set as a result of Step 1 or Step 2 operation.

DECF Decrement f

Syntax: DECF f,d

Encoding:

0000	011d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: (f-1) → d

Status bits: OV, C, DC, Z

Description: Decrement data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d

Encoding:

0001	011d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1 (2)

Operation: (f - 1) → d; skip if result = 0

Status bits: None

Description: The contents of data memory location "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed in data memory location "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

DCFSNZ Decrement f, skip if not 0

Syntax: DCFSNZ f,d
 Encoding:

0010	011d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1 (2)
 Operation: (f-1) → d, skip if not 0
 Status bits: None
 Description: The contents of data memory location “f” are decremented. If “d” is 0 the result is placed in the W register. If “d” is 1 the result is placed in data memory location “f”.
 If the result is not 0, the next instruction, fetched during the current instruction execution is discarded. A NOP is executed instead making this a 2 cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k
 Encoding:

110k	kkkk	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: k → PC<12:0>; k<12:8> → f3<4:0>, PC<15:13> → f3<7:5>
 Status bits: None
 Description: GOTO allows an unconditional branch anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH (file 3). GOTO is always a two cycle instruction.

INCF Increment f

Syntax: INCF f,d
 Encoding:

0001	010d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: (f + 1) → d
 Status bits: OV, C, DC, Z
 Description: The contents of data memory location “f” are incremented. If “d” is 0 the result is placed in the W register. If “d” is 1 the result is placed in data memory location “f”.

INCFSZ Increment f, skip if 0

Syntax: INCFSZ f,d
 Encoding:

0001	111d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1 (2)
 Operation: (f+1) → d, skip if result = 0
 Status bits: None
 Description: The contents of data memory location “f” are incremented. If “d” is 0 the result is placed in the W register.
 If “d” is 1 the result is placed in data memory location “f”. If the result is 0 the next instruction is skipped. If the result is 0 the next instruction, fetched during the current instruction execution, is discarded. A NOP is executed instead making this the 2 cycle case.

INFSNZ Increment f, skip if not 0

Syntax: INFSNZ f,d
 Encoding:

0010	010d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1(2)
 Operation: (f+1) → d, skip if not 0
 Status bits: None
 Description: The contents of data memory location “f” are incremented. If “d” is 0 the result is placed in the W register.
 If “d” is 1 the result is placed in data memory location “f”. If the result is not 0 the next instruction, fetched during the current instruction execution, is discarded. A NOP is executed instead making this a 2 cycle instruction.

IORLW Inclusive OR literal with W

Syntax: IORLW k
 Encoding:

1011	0011	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .OR. k) → W
 Status bits: Z
 Description: The contents of the W register are inclusively OR’ed with the eight bit literal “k”. The result is placed in the W register.

PIC17C42

IORWF **Inclusive OR W with f**

Syntax: IORWF f,d
 Encoding:

0000	100d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .OR. f) → d
 Status bits: Z
 Description: Inclusive OR the W register with data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

LCALL **Long Call**

Syntax: LCALL k
 Encoding:

1011	0111	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: PC+1 → TOS;
 k → PCL, (PCLATH) → PCH
 Status bits: None
 Description: LCALL allows unconditional subroutine call to anywhere within the 64k program memory space. First, the return address (PC+1) is pushed onto the stack. A 16 bit destination address is then loaded into the program counter. The lower 8 bit of the destination address is embedded in the instruction. The upper 8 bit of PC is loaded from PC high holding latch, PCLATH. LCALL is a two cycle instruction.
 Example: MOV LW 56h ; W = 56h
 MOV PF W,PCLATH ; PCLATH = 56h
 LCALL 3Ah ; CALL 563Ah

MOVFP **Move f to p**

Syntax: MOVFP f,p
 Encoding:

011p	pppp	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: f → p
 Status bits: None
 Description: Move data from data memory location "f" to data memory location "p". Location "f" can be anywhere in the 256 word data space (00h to FFh) while "p" can be 00h to 1Fh.
 Either "p" or "f" can be the W register (a useful special situation).

MOVFP is particularly useful to transfer a data memory location to a peripheral register (such as the transmit buffer or an I/O port). Both "f" and "p" can be indirectly addressed.

MOVLB **Move Literal to BSR**

Syntax: MOVLB k
 Encoding:

1011	1000	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: k → BSR
 Status bits: None
 Description: The constant is loaded in Bank Select Register (BSR, 0Fh). Only the low 4 bits of the Bank Select Register are physically implemented.

MOVLW **Move Literal to W**

Syntax: MOVLW k
 Encoding:

1011	0000	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: k → W
 Status bits: None
 Description: The eight bit literal "k" is loaded into W register.

MOVFP **Move p to f**

Syntax: MOVFP p,f
 Encoding:

010p	pppp	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: p → f
 Status bits: Z
 Description: Move data from data memory location "p" to data memory location "f". Location "f" can be anywhere in the 256 byte data space (00h to FFh) while "p" can be 00h to 1Fh.
 Either "p" or "f" can be the W register (an useful special situation)
 MOVFP is particularly useful for transferring a peripheral register (e.g. the timer or an I/O port) to a data memory location.

MOVWF Move W to f

Syntax: MOVWF f
 Encoding:

0000	0001	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: W → f
 Status bits: None
 Description: Move data from W register to data memory location "f". Location "f" can be anywhere in the 256 word data space.

NEGW Negate W

Syntax: NEGW f,d
 Encoding:

0010	110d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: $\overline{W} + 1 \rightarrow f$; $\overline{W} + 1 \rightarrow d$
 Status bit: OV, C, DC, Z
 Description: The contents of the W register are negated using 2's complement. If "d" is 0 the result is placed in W register and data memory location "f". If "d" is 1 the result is placed only in data memory location "f".

NOP No Operation

Syntax: NOP
 Encoding:

0000	0000	0000	0000
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: No operation
 Status bits: None
 Description: No operation

RETFIE Return from Interrupt

Syntax: RETFIE
 Encoding:

0000	0000	0000	0101
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: TOS → PC, 0 → GLINTD; PCLATH (f3) is unchanged
 Status bits: GLINTD
 Description: Return from Interrupt. Stack is popped and Top of the Stack (TOS) is loaded in PC. Interrupts are enabled by clearing GLINTD bit. GLINTD is global interrupt disable bit (bit 4, register CPUSTA). This is a two cycle instruction.

RETLW Return Literal to W

Syntax: RETLW k
 Encoding:

1011	0110	kkkk	kkkk
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: k → W; TOS → PC; PCLATH (f03) is unchanged
 Status bits: None
 Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged. This is a two cycle instruction.

RETURN Return from Subroutine

Syntax: RETURN
 Encoding:

0000	0000	0000	0010
------	------	------	------

 Words: 1
 Cycles: 2
 Operation: TOS → PC; PCLATH (f3) is unchanged
 Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.

RLCF Rotate Left f through Carry

Syntax: RLCF f,d
 Encoding:

0001	101d	ffff	ffff
------	------	------	------

 Words: 1
 Cycles: 1
 Operation: f<n> → d<n+1>; f<7> → C; C → d<0>
 Status bits: C
 Description: The contents of data memory location "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in data memory location "f".

RLNCF Rotate Left f (no carry)

Syntax: RLNCF f,d

Encoding:

0010	001d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $f\langle n \rangle \rightarrow d\langle n+1 \rangle$; $f\langle 7 \rangle \rightarrow d\langle 0 \rangle$

Status bits: None

Description: The contents of data memory location "f" are rotated one bit to the left. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in data memory location "f".

RRCF Rotate Right f through Carry

Syntax: RRCF f,d

Encoding:

0001	100d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $f\langle n \rangle \rightarrow d\langle n-1 \rangle$; $f\langle 0 \rangle \rightarrow C$; $C \rightarrow d\langle 7 \rangle$

Status bits: C

Description: The contents of data memory location "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed in data memory location "f".

RRNCF Rotate Right f (no carry)

Syntax: RRNCF f,d

Encoding:

0010	000d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $f\langle n \rangle \rightarrow d\langle n-1 \rangle$; $f\langle 0 \rangle \rightarrow d\langle 7 \rangle$

Status bits: None

Description: The contents of data memory location "f" are rotated one bit to the right. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed in data memory location "f".

SETF Set f and Set d

Syntax: SETF f,d

Encoding:

0010	101d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $FFh \rightarrow f$, $FFh \rightarrow d$

Status bits: None

Description: If "d" is 0 both the data memory location "f" and W register are set to FFh. If "d" is 1 the only the data memory location "f" is set to FFh.

SLEEP

Syntax: SLEEP

Encoding:

0000	0000	0000	0011
------	------	------	------

Words: 1

Cycles: 1

Operation: $0 \rightarrow \overline{PD}$; $1 \rightarrow \overline{TO}$
 $00h \rightarrow WDT$; $0 \rightarrow WDT$ prescaler

Status bits: \overline{TO} , \overline{PD}

Description: The power down status bit (\overline{PD}) is cleared. Time-out status bit (\overline{TO}) is set. Watchdog Timer and its prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBLW Subtract W from literal

Syntax: SUBLW k

Encoding:

1011	0010	kkkk	kkkk
------	------	------	------

Words: 1

Cycles: 1

Operation: $(k - W) \rightarrow W$

Status bits: OV, C, DC, Z

Description: The contents of the W register are subtracted from the eight bit literal "k". The result is placed in the W register.

SUBWF Subtract W from f

Syntax: SUBWF f,d

Encoding:

0000	010d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: $(f-W) \rightarrow d$

Status bits: OV,C, DC, Z

Description: Subtract (2's complement method) the W register from data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in data memory location "f".

SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f,d

Encoding:

0000	001d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: (f-W-C) → d

Status bits: OV, C, DC, Z

Description: Subtract (2's complement method) the W register and the carry flag (borrow) from data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

SWAPF Swap f

Syntax: SWAPF f,d

Encoding:

0001	110d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: f<0:3> → d<4:7>, f<4:7> → d<0:3>

Status bits: None

Description: The upper and lower nibbles of data memory location "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in data memory location "f".

TABLRD Table Read

Syntax: TABLRD t,i,f

Encoding:

1010	10ti	ffff	ffff
------	------	------	------

Words: 1

Cycles: 2 (3 cycle if f = 02h [PC])

Operation: If t = 1 then TBLATH → f
 else if t = 0 TBLATL → f;
 Prog Mem (TBLPTR) → TBLAT;
 if i = 1 then TBLPTR + 1 → TBLPTR

Status bits: None

Description: First, either the low byte (if t = 0) or the high byte (if t = 1) of the table latch (TBLAT) is moved to register file "f".
 Then the contents of the program memory location pointed to by the 16 bit Table Pointer (TBLPTR) is loaded into the 16 bit Table Latch (TBLAT). Finally table pointer is incremented if i = 1.

Example:

```
MOVLW 12h ;
MOVFPF W, TBLPTRH ;
MOVLW 34h ;
MOVFPF W, TBLPTRL ; TBLPTR = 1234h
TABLRD 0, 1, 50h ; TBLAT = Prog Mem
; (1234h)
```

; TBLPTR = 1235h
 ; low byte → 50h
 ; high byte → 51h
 ; TBLAT = Prog Mem
 ; (1235h)
 ; TB1.PTR = 1236h
 ; low byte → 52h
 ; high byte → 53h

TLRD 0, 50h
 TABLRD 1, 1, 51h

TLRD 0, 52h
 TLRD 1, 53h

TABLWT Table write

Syntax: TABLWT t, i, f

Encoding:

1010	11ti	ffff	ffff
------	------	------	------

Words: 1

Cycles: 2 (Many if write is to on-chip EPROM program memory)

Operation: if t = 0 then f → TBLATL
 else if t = 1 then f → TBLATH;
 TBLAT → Prog Mem (TBLPTR);
 if i = 1 then TBLPTR + 1 → TBLPTR;

Description: First, contents of file register f is loaded in the low byte (if t = 0) or high byte (if t = 1) of Table Latch, TBLAT.
 If TBLPTR points to external program memory location then the contents of TBLAT is written to it and the instruction takes 2 cycles.
 If TBLPTR points to an internal EPROM location, then an EPROM write (program) sequence is initiated. It is terminated when an interrupt is received.

If the Global Interrupt Disable bit (GLINTD) is set, the interrupt will complete the TABLWT, but no interrupt sequence will be invoked. If GLINTD = 0, then interrupt will be acknowledged following the TABLWT.

For an interrupt to end programming, its corresponding mask bit must enable the interrupt. If the terminating interrupt is INTIR, RTCIR or RTXIR, the flag bit is automatically cleared. The clearing takes place for both short and long table writes. The user can protect against accidental clearing of an interrupt flag due to a TABLWT instruction by masking off the above mentioned interrupts before doing table write operations.

MCLR/VPP pin must be at programming voltage for successful programming. If MCLR/VPP = VCC then the programming sequence will be executed, but will not be successful (although the location may be disturbed).



PIC17C42

TLRD Table Latch Read

Syntax: TLRD t,f

Encoding:

1010	00tx	ffff	ffff
------	------	------	------

x= don't care

Words: 1

Cycles: 1

Operation: if (t = 0) then TBLATL → f else if (t = 1) then TBLATH → f

Status bits: None

Description: Read data from high byte (t = 1) or low byte (t = 0) of 16 bit Table Latch into file register "f". Table Latch is unaffected.

This instruction is used in conjunction with TABLRD to transfer data from program memory to data memory.

TLWT Table Latch Write

Syntax: TLWT t,f

Encoding:

1010	01tx	ffff	ffff
------	------	------	------

x= don't care

Words: 1

Cycles: 1

Operation: if (t = 0) then f → TBLATL else if (t = 1) then f → TBLATH

Status bits: None

Description: Data from file register f is written into the low byte (t = 0) or the high byte (t = 1) of the 16 bit Table Latch.

This instruction is used in conjunction with TABLWT, to transfer data from data memory to program memory.

TSTFSZ Test f, skip if 0

Syntax: TSTFSZ f

Encoding:

0011	0011	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1 (2)

Operation: skip if f = 0

Status bits: None

Description: If the contents of data memory location "f" are 0 then the next instruction is skipped.

If "f" = 0, the next instruction, fetched during the current instruction execution, is discarded. A NOP is executed instead making this a 2 cycle instruction.

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:

1011	0100	kkkk	kkkk
------	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. k) → W

Status bits: Z

Description: The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:

0000	110d	ffff	ffff
------	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. f) → d

Status bits: Z

Description: Exclusive OR the contents of the W register with data memory location "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored in data memory location "f".

3.0 HARDWARE DESCRIPTION OF THE CPU

3.1 Indirect Addressing Registers (Files 00h & 08h)

These two register locations (not physically implemented) are used to implement indirect addressing of data memory space. An instruction using file address of 0 or 8 actually accesses the data memory location pointed to by the corresponding FSR register (file 1 or file 9). If file 00h (or file 08h) itself is read indirectly via an FSR, all zeroes are read. Similarly, if file 00h (or file 08h) is written to indirectly, the operation will be equivalent to a NOP.

Single cycle data transfers within the entire data space are possible with MOVFP and MOVFP instructions, when "p" is specified as "00h" and "f" as "08h", or vice versa.

3.2 File Select Registers (FSR0 and FSR1, Files 01h and 09h)

These two registers are 8 bit wide indirect address pointers for data memory. They can be auto-incremented, auto-decremented or left unchanged after each access as determined by the 4 control bits in the status register "ALUSTA" (File 04h bits 7:4). See figure 3.8.1.

3.3 Table Pointer (TBLPTRL Files and TBLPTRH, Files 0Dh and 0Eh)

File registers 0Dh and 0Eh form a 16 bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD. The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16 bit address of the data word within the program memory.

3.4 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16 bit register, consisting of TBLATH and TBLATL refer to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWR, TLRD and TLWR).

3.5 Program Counter Module

The program counter (PC) is a 16 bit register. PCL, the low byte of the PC, is mapped in the data memory (file 02h). PCL is readable and writable just as any other register. PCH is the high byte of the PC and is not directly addressable since PCH is not mapped in data or program memory. An 8 bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory (file 03h). The user can read or write PCH through PCLATH.

The 16 bit wide PC is incremented after each instruction fetch during Q1 unless modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction or interrupt response or due to destination write to PCL by an instruction. "Skip"s are equivalent to incrementing the PC twice.

The operations of the PC and PCLATH for different instructions are as follows:

- LCALL:**
PCLATH \rightarrow PCH, IR<7:0> \rightarrow PCL (PCL is loaded with 8 bit destination address embedded in the instruction. PCLATH is unchanged.)
- CALL, GOTO:**
A 13 bit destination address is provided in the instruction
IR<12:0> \rightarrow PC <12:0>
PC<15:13> \rightarrow PCLATH<7:5>
- Read f03 (Any instruction that reads PCL):**
PCL \rightarrow data bus \rightarrow ALU or destination
PCH \rightarrow PCLATH
- Write f03 (Any instruction that writes to PCL):**
8 bit data \rightarrow data bus \rightarrow PCL
PCLATH \rightarrow PCH
- Read-Modify-Write (Any instruction that does a read-write-modify operation on f02, such as ADDWF f02)**
Read: PCL \rightarrow data bus \rightarrow ALU
Write: 8 bit result \rightarrow data bus \rightarrow PCL
PCLATH \rightarrow PCH

Note that read-modify-write only affects the PCL with the result. PCH is loaded with PCLATH. Thus, ADDWF f02, for example will result in a jump within the current page. If PC = 03F0h, W = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16 bit computed jump, the user needs to compute the 16 bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change f03h:

- LCALL, RETLW, RETURN, RETFIE instructions,
- Interrupt vector is forced onto the PC,
- Read-modify-write instructions (e.g. BSF 02) on f02h.

3.6 Stack

The PIC17C42 has a 16 word x 16 bit hardware stack which is not part of data or program space. The PC is pushed onto the stack if CALL or LCALL instructions are executed or if an interrupt is responded to by branching to the corresponding interrupt vector. The stack is POPed into the PC if a RETURN, RETLW or RETFIE instruction is executed. The top of the stack is not addressable in any other way.

3.6.1 STACK AVAILABLE STATUS BIT (BIT 5, CPUSTA)

STKAVL is a read only status bit that indicates any stack overflow error. STKAVL is set to '1' on reset and stays '1' unless the following situation occurs:

If stack is full: i.e. there are 16 entries in the stack the STKAVL is set to '0'. If, the stack is popped (by RETURN, RETLW or RETFIE instruction) then STKAVL is set to '1' again indicating 'stack availability'.

If, however, a push takes place instead (due to CALL, LCALL or interrupt), then stack overflow occurs. In this event the first entry is lost and STKAVL is permanently cleared to '0'. Under this condition, the only way STKAVL will set to '1' is via reset.

STKAVL usage caution: If the stack is empty, a POP (due to RETURN, RETLW or RETFIE) followed by a PUSH, will permanently clear STKAVL to '0'.

For a description of CPUSTA register, see figure 4.5.1.

3.6.2 USING THE STKAVL BIT

One way to use the STKAVL bit is to test it at the beginning of every subroutine or interrupt service routine. If STKAVL = 0, then all stack locations are used (and presumably no error has occurred yet). In such case, interrupts must be disabled in the subroutine. Also, no subroutine calls must be made unless software stack management is invoked.

3.7 Interrupt Logic

The PIC17C42 has 11 interrupt sources that are mapped into 4 interrupt vectors. The interrupt logic is controlled by the INTSTA register and the global interrupt disable bit (GLINTD) in CPUSTA register, file f06h. See figure 4.5.1 for a description of CPUSTA register. Four hard-wired vectors allow fast interrupt response time. Worst case latency is 3 instruction cycles when only one interrupt at a time is being serviced. Interrupt nesting to multiple levels is possible by enabling interrupts within the service routine. When an interrupt occurs, the current PC value is pushed onto the stack and the vector corresponding to the interrupt source is loaded into the PC.

3.7.1 - TABLE OF INTERRUPTS

Interrupt flag	Flag location bit, Register	Interrupt mask bit	Mask bit location bit, Register	Interrupt Source	Priority	Vectors to
INTIR RTCIR RTXIR PEIR	bit 4, INTSTA bit 5, INTSTA bit 6, INTSTA bit 7, INTSTA	INTIE RTCIE RTXIE PEIE	bit 0, INTSTA bit 1, INTSTA bit 2, INTSTA bit 3, INTSTA	External interrupt on INT pin RTCC overflow interrupt External interrupt on RT pin Any peripheral interrupt	Highest priority 2nd priority 3rd priority Lowest priority	0008h 0010h 0018h 0020h
IRB TM3IR TM2IR TM1IR CA2IR CA1IR TBMT RBFL	bit 7, PIR bit 6, PIR bit 5, PIR bit 4, PIR bit 3, PIR bit 2, PIR bit 1, PIR bit 0, PIR	IEB TM3IE TM2IE TM1IE CA2IE CA1IE TXIE RCIE	bit 7, PIE bit 6, PIE bit 5, PIE bit 4, PIE bit 3, PIE bit 2, PIE bit 1, PIE bit 0, PIE	Port B input change interrupt Timer/Counter3 interrupt Timer/Counter2 interrupt Timer/Counter1 interrupt Capture1 interrupt Capture2 interrupt Serial port transmit interrupt Serial port receive interrupt	lowest priority (All these peripheral interrupts are OR'ed together to generate PEIR)	0020h

3.7.1 INTERRUPT FLAG AND MASK BITS

Each interrupt has a request flag bit and a mask bit associated with it. The registers that hold these bits are INTSTA (file 07h), PIR (Bank 1, file 16h) and PIE (Bank 1, file 17h). See table 3.7.1 for details.


Interrupt flag bits INTIR, RTCIR or RTXIR are cleared automatically in hardware. PEIR is not cleared automatically since it is not a latched bit. PEIR is simply the OR of all the individual peripheral interrupt flag bits such as IRB, TM3IR, etc. Therefore if PEIR is the source of the interrupt, the user must clear, in software, the actual peripheral interrupt flag bit. The global interrupt disable bit, GLINTD, is set, in any case, preventing any further interrupt. To enable interrupts from the service routine the user must clear GLINTD. The user, must first clear the current interrupt flag bit to prevent recursive vectoring to the same service routine.

The TABLWT instruction, in a long write situation (i.e. writing to on-chip EPROM location) must be terminated with an interrupt. On completion, TABLWT clears the interrupt flag in the same exact fashion as an interrupt response, i.e. INTIR, RTCIR or RTXIR flag will be cleared if responsible for ending the TABLWT.

3.7.2 PERIPHERAL INTERRUPTS

All peripherals use the same interrupt vector, 0020h. The individual peripheral interrupt request bits are "OR-ed" together. When multiple peripheral interrupt sources are enabled, the priorities have to be determined by software. Each peripheral has its own interrupt enable and request bit(s). In addition, the PEIE (Peripheral Interrupt Enable) bit acts as a global enable bit for all peripheral interrupts. There is a common peripheral interrupt request status bit (PEIR, bit 7, register INTSTA) which is a logical OR of all the individual peripheral interrupt request flags. This is a read only status bit useful for quickly determining if any peripheral request is outstanding.

FIGURE 3.7.1.1 - REGISTER INTSTA



2

FIGURE 3.7.1.2 - PIR (PERIPHERAL INTERRUPT REQUEST) REGISTER





FIGURE 3.7.1.3 - PIE (PERIPHERAL INTERRUPT ENABLE) REGISTER



3.7.3 INT AND RT EXTERNAL INTERRUPTS

INT and RT external interrupts can be positive or negative edge triggered, selectable in software. INT interrupt is generated on falling edge if INTEDG = 0 or on rising edge if INTEDG = '1'. Similarly, setting bit RTEDG = '0' will generate RT pin interrupt on falling edge whereas RTEDG = '1' will trigger RT interrupt on rising edge. The timing requirements on INT and RT inputs are as follows:


$$t_{INTH} = t_{RTIH} = \text{INT or RT high time} \geq 25\text{ns}$$

$$t_{INTL} = t_{RTL} = \text{INT or RT low time} \geq 25\text{ns}$$

Please note that changing edge selection for INT or RT pin may generate a false interrupt. The user should clear the INTIR or the RTXIR bit after changing edge setting.

See RTCSTA (register file 05h) for bit allocation.


FIGURE 3.7.3.1 - RTCSTA: RTCC STATUS/CONTROL REGISTER



3.8 ALU

The Arithmetic and Logic Unit of the PIC17C42 is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the W register or a file register. For two operand instructions, one of the operands is the W register and the other one is either a file register or an 8 bit immediate constant.

FIGURE 3.8.1 - ALUSTA (ALU STATUS) REGISTER



4.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors the most are special circuits to deal with the needs of real time applications. The PIC17C42 has a host of such features intended to maximize system reliability, minimize cost through elimination of costly external components, provide power saving operating modes and offer code protection.

The PIC17C42 has a watchdog timer which can be shut off only through EPROM fuses. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the oscillator start-up timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the power-up timer (PWRT), which provides a fixed delay of 80 ms nominal on power up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on chip, most applications need no external reset circuitry. The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset, watchdog timer time-out or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF (low frequency) crystal/resonator option saves power. A set of EPROM configuration bits (fuses) are used to select various options. Additional EPROM fuses are included for code-security.

4.1 Reset

The reset logic resets the complete PIC17C42 circuitry as follows:

- Oscillator buffer is enabled (i.e. oscillator is restarted if waking up from SLEEP through reset).
- Program Counter is reset to 0000h.
- All registers are reset as described in Table 1.6.2.
- Watchdog timer & its prescaler are cleared.
- Internal phase clock generator is held in Q1 state. If external execution is selected, ALE output is held low while OE and WR outputs are driven high.
- I/O ports B, C, D and E are configured as inputs. In case of port B, the weak pull-ups are activated. Ports RA2 and RA3 revert to high impedance state.


There are three events which can cause a device reset.

- a) Power On Reset :V_{DD} rise is detected (1.2V - 2.0V range)
- b) External reset: "Low" level on the $\overline{\text{MCLR}}$ input
- c) WDT reset: Watchdog timer Time out

The RESET condition is maintained as long as

- a) the $\overline{\text{MCLR}}$ input is "low"
- b) $\overline{\text{MCLR}}$ has gone high but the Power-up timer (PWRT) is active, (i.e. has not timed out)
- c) $\overline{\text{MCLR}}$ has gone high but the oscillator start-up timer (OST) is active (i.e. has not timed out)

FIGURE 4.1.1 - SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



4.2 Oscillator

The PIC17C42 can accept an external clock input on OSC1 pin or will run off external crystal or ceramic resonator connected between OSC1 and OSC2 pins. It also has an RC oscillator mode in which an external R and C combination can be connected to OSC1 pin. The choice is made by EPROM fuses FOSC1 and FOSC0. These fuses are mapped in program memory locations FE01h and FE00h respectively. Refer to section 4.8 for details on the fuses.

TABLE 4.2.1 - OSCILLATOR OPTIONS

Fosc1, Fosc0 Fuses	Mode	OSC1 Pin Function	OSC2 Pin Function	Freq. Range
11	EC: External Clock input	External clock input	CLKOUT output	DC-16Mhz
01	RC: RC oscillator mode	External RC oscillator connection	CLKOUT output	DC-4Mhz
10	XT: Crystal oscillator mode	Crystal connection	Crystal connection	0.2-16Mhz
00	LF: Low frequency crystal oscillator mode	Crystal connection	Crystal connection	32-200Khz

Note: 0 implies a programmed fuse.

4.2.1 EC: EXTERNAL CLOCK INPUT MODE:

The OSC1 input can be driven by CMOS drivers (figure 4.2.1A). In this mode, the OSC1 pin is a high impedance CMOS input. The OSC2 pin outputs CLKOUT (frequency = fosc/4). See Figure 1.2.1 for timing of CLKOUT.

4.2.2 RC: RC OSCILLATOR MODE:

An external R and C combination can be connected to OSC1 pin (figure 4.2.1B). The RC oscillator mode provides a very cost effective solution. However, the frequency of oscillation will vary with VCC, temperature and from chip to chip due to process variation. It is, therefore, not the right choice for timing sensitive applications where accurate oscillator frequency is desired. The OSC2 pin, in this mode, outputs CLKOUT (freq. = fosc/4). See Figure 1.2.1 for timing of CLKOUT.


4.2.3 XT: CRYSTAL OSCILLATOR MODE:


In this mode a crystal or a ceramic resonator can be connected across OSC1 and OSC2. (figure 4.2.1C). The crystal must be of fundamental mode. If an overtone mode crystal is used (which is common above 20 MHz) then a tank circuit must be used to attenuate the gain at fundamental frequency (figure 4.2.1D)

4.2.4 LF: LOW FREQUENCY CRYSTAL OSCILLATOR MODE:

This is same as the XT mode, (figure 4.2.1E) except that it is suitable for crystals of frequency range 32 KHz to 200 KHz.

FIGURE 4.2.1 - DIFFERENT OSCILLATOR/ CLOCKIN OPTIONS





The following table shows the time-outs for different oscillator types.

Oscillator Type	Power-up	Wake-up from SLEEP
EC	80 ms	—
RC	80 ms	—
XT	Greater of 80 ms and 1024 tosc	1024 tosc
LP	Greater of 80 ms and 1024 tosc	1024 tosc

4.3 Oscillator Start-up Timer (OST)

The OST provides a 1024 oscillator period delay on power-up and on wake up from SLEEP. This delay is provided by a 10 bit ripple counter. On power-up, the delay begins from the rising edge of MCLR. On wake-up from SLEEP the time-out is counted from the time the wake-up event occurs. Since the OST counts oscillator signal on OSC1 pin, the counter only starts counting when amplitude on OSC1 pin reaches a certain acceptable limit. The OST time-out allows the crystal oscillator (or resonator) to stabilize before the chip is taken out of reset. The circuit will function with crystals of any frequency. This time-out is not invoked in RC oscillator mode or external clock (EC) mode.

4.4 Power-up timer (PWRT) and Power-on Reset (POR)

The function of the PWRT timer is to provide a fixed 80 ms (typical) delay only on power-up. This is provided by a 10 bit ripple counter whose input clock comes from an on chip RC oscillator. The time-out is counted from the rising edge of MCLR. The purpose of this time-out is to allow the VDD supply to reach acceptable level before the part is taken out of reset.

An internal Power-on Reset pulse (POR) is generated when a VDD rise is detected during initial power-up of the chip. (when VDD = 1.2V to 2.0V nominally). The POR signal resets internal registers as described in table 1.6.2. The user should note that the on-chip circuitry does not generate an internal reset when VDD goes down, i.e., it does not provide brown out protection. Figure 4.4.1 and 4.4.2 shows possible external brown-out protection circuits. Also VDD must come up from VSS (nominal) for a POR signal to be generated. The PWRT timer and OST timer guarantee proper power-on reset without external components. This is done by simply tying the MCLR pin to VDD (figure 4.4.4). As VDD comes up, POR is generated and MCLR is sensed as '1' inside the chip, both OST and PWRT timers begin time-out. The 80 ms (nominal) delay of the PWRT allows VDD to rise above VDD min. spec. If the rise time of VDD is much slower such that at the end of the time-out VDD has not reached an acceptable level (as in figure 4.4.6) then external RC delay must be added on MCLR pin.

FIGURE 4.4.1 - BROWN OUT PROTECTION CIRCUIT




FIGURE 4.4.2 - BROWN OUT PROTECTION CIRCUIT




FIGURE 4.4.3 - EXTERNAL RESET PULSE




FIGURE 4.4.4 - USING ON-CHIP POR





FIGURE 4.4.6 - INTERNAL RESET (VDD AND MCLR TIED TOGETHER): SLOW VDD RISE TIME



2

FIGURE 4.4.5 - INTERNAL RESET (VDD AND MCLR TIED TOGETHER)





FIGURE 4.4.7 - OST START UP TIMING DETAILS



4.5 Sleep Mode

The full static design of the PIC17C42 makes it possible to put the part in a power saving SLEEP (or power down) mode in which all on chip clocks are stopped.

The SLEEP mode, entered by executing a SLEEP instruction, shuts down the oscillator, sets TO (bit3, CPUSTA), clears PD (bit2, CPUSTA), the watchdog timer and its prescaler. In XT or LP mode, both OSC1 and OSC2 are placed into high-impedance state. In EC and RC modes, OSC1 pin is placed in high-impedance state while OSC2 is driven low. No clocks are presented to the internal logic even when an external clock is present on the OSC1 pin. The chip will remain in a completely static condition with the following exceptions:

- If the watchdog timer is enabled, it will keep running and will consequently wake up the chip on time-out.
- Signal edges on the RT pin (rising or falling whichever is defined to be the active edge by the RTEDG control bit) will increment the RTCC prescaler (an asynchronous ripple counter) if an external clock source is selected for RTCC. The RTCC itself will not increment.
- Any external interrupt event, such as RT, INT, capture1 or capture2 interrupt will wake the processor provided the corresponding interrupt mask bit was enabled when entering SLEEP mode. If global interrupt disable is off (GLINTD=0) then the chip will jump to corresponding interrupt vector on wake-up. Otherwise the chip will wake up and resume executing without responding to the interrupt (i.e. will not branch to interrupt vector).

- Any peripheral operating independent of the internal processor clock can change its status due to external events. Specifically, the serial port receive shift register will shift in data in synchronous slave (external clock) mode.

Besides the on-chip oscillator, any circuitry that consumes current is turned off in SLEEP mode. This includes the entire EPROM and, in particular, the EPROM fuses. The only fuses that will remain active are the WDT fuses (FWDT0, FWDT1). If minimal SLEEP current is desired, the user should consider turning off the watchdog timer. Since fuses consume current in '1' state. Turning WDT off not only saves the operating current it requires, but also saves fuse current due to FWDT1 or FWDT0 fuses. All I/O pins maintain their status during SLEEP.

4.5.1 WAKE-UP FROM SLEEP

Once the chip has entered the SLEEP mode it can only be awakened by one of the following events:

- Bringing VDD down to zero and back up to operational level will induce a power on reset and wake up the chip.
- Applying a "low" level on \overline{MCLR} pin
- A watchdog timer time-out (WDT must be enabled). "TO" status bit will be cleared in this case.
- The following interrupts can wake up the processor from SLEEP:
 - External interrupt on RT pin
 - External interrupt on INT pin
 - Capture1 interrupt, due to a capture event on the RB0/CAP1 pin. The prescaler on the capture input will operate during SLEEP. The actual capture of the timer value will occur when execution resumes after wake-up (which is therefore, not meaningful).
 - Capture2 interrupt.
 - Input change on Port B interrupt
 - Synchronous slave mode transmission interrupt: If synchronous transmission is in progress (using external clock) at the time the processor is put to SLEEP, a TBMT interrupt will be generated at the end of the transmission and wake the chip up.
 - Synchronous slave mode reception interrupt: If synchronous reception is enabled (CREN = 1) before the chip goes into SLEEP, then RBFL interrupt will be set at the end of a reception (if a receive word came during SLEEP) which will wake the chip up.

If GLINTD = 0, the normal interrupt response takes place. If GLINTD = 1, the chip will resume execution starting with the instruction following the SLEEP instruction. It will not vector to interrupt service routine.

If selected oscillator type is XT or LP then the oscillator start-up timer (OST) is activated on wake-up. This will mean that the timer will keep the part in reset for 1024 tosc. The user needs to take this into account when considering interrupt response time coming out of SLEEP.

FIGURE 4.5.1 - CPUTA REGISTER




TABLE 4.5.1.1 - WAKE - UP AND RESET FUNCTION TABLE

Event	Chip Status before event	Chip function after event					Notes
		PC	Oscillator Circuit	OST	TO	PD	
Power on reset	Don't care	0000	on	yes	1	1	
MCLR reset	Normal operation	0000	on	no	u	u	
SLEEP instruction	Normal operation	N+1	off	no	1	0	
MCLR wake-up	SLEEP	0000	on	yes(2)	u	u	
WDT time-out	Normal operation	0000	on	no	0	u	
WDT wake-up	SLEEP	0000	on	yes(2)	0	u	
Interrupt	Normal operation	Vector	on	no	u	u	
Interrupt wake-up	SLEEP, GLINTD=0	1. N+1 2. Vector	on	yes(2)	u	u	1
Interrupt wake-up	SLEEP, GLINTD=1	1. N+1 2. N+2	on	yes(2)	u	u	1

Legend

PC Program Counter contents after the event
TO Time Out status bit after the event
PD Power Down status bit after the event
N Address of SLEEP instruction
U No change takes place

Notes

Note 1: The instruction at "N+1" executed, after wake up. Step 2 depends on the status of the GLINTD bit at the time of the event. If GLINTD was "0", the program will vector to the interrupt routine.

Note 2: OST timer is activated only in XT and LP oscillator modes. (Sec. 4.4)

4.5.2 INTERRUPT/SLEEP INTERACTION

If an interrupt occurs during the very cycle a SLEEP instruction is fetched, it will be recognized in the following cycle (which is the execution cycle of the SLEEP instruction) preventing the processor from going into SLEEP. The SLEEP instruction will effectively execute as a single cycle NOP. The PD bit will not be cleared.

4.5.3 MINIMIZING CURRENT CONSUMPTION IN SLEEP MODE

The SLEEP mode is designed to reduce power consumption. To minimize current drawn during SLEEP mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical. Weak pull-ups on port-pins should be turned off, if possible. All inputs should be either at V_{SS} or at V_{DD} (or as close to rail as possible). An intermediate voltage on an input pin causes the input buffer to draw a significant amount of current.

4.6 Watchdog Timer

The PIC17C42 has an on chip watchdog timer whose function is to recover from software malfunction. The watchdog timer is an 8 bit asynchronous ripple counter with an 8 bit prescaler (also an asynchronous ripple counter). The watchdog timer always runs off its own internal RC oscillator. The watchdog timer is not readable or writable. It is not mapped in data or program memory space. Two EPROM fuses provide four operating options for the watchdog timer:

FWDT1, FWDT0	WDT Clock Input Source	WDT Function Input Clock	WDT Period
1 0	RC osc	WDT runs with prescale = 256	4.6 sec
0 1	RC osc	WDT runs with prescale = 64	1.15 sec
1 1	RC osc	WDT runs with prescale = 1	18 ms
0 0	OSC/4	WDT runs as a regular timer with prescale = 256	65536 Tcy

Note: 0 implies a programmed fuse.

Fuses FWDT1 and FWDT0 are mapped in program memory locations FE03h and FE02h respectively. See section 4.8 for details on how to program fuses.

The watchdog timer and its prescaler are reset and the time-out bit, TO (bit3, CPUSTA) set to '1' if:

- A CLRWDT instruction is executed.
- A SLEEP instruction is executed.
- A power on reset occurs.

Under normal circumstances, the user program is expected to clear the watchdog timer on a regular interval. If the program fails to do so, the WDT will overflow and reset the chip. The watchdog timer and its prescaler are physically the same as the power-up timer (PWRT). They simply perform different roles in and outside reset condition.

4.6.1 WDT AS A REGULAR TIMER

Setting fuses FWDT1 and FWDT0 as 0's will configure the WDT as a simple timer. In this mode the timer increments on internal OSC/4 clock with a prescale of 256 (i.e. increments at OSC freq/1024 rate). On overflow TO bit is cleared, but the chip is not reset. In this mode the WDT is stopped during SLEEP. The TO bit is set when a CLRWDT instruction is executed.

4.7 Code Protection and Write Protection

The code in the user EPROM may be protected from piracy by selecting "code protected Microcontroller mode." This is done by blowing fuses FPMM1 and FPMM0 to "0". A TABLRD instruction, executed from the test EPROM attempting to read user EPROM will read encrypted data. However, if the instruction is executed from an address less than 2K (i.e. from user EPROM), it will read un-encrypted data.

Further, any TABLWT instruction executed from the test EPROM and attempting to write to the user EPROM, will not result in programming of the destination. However, the instruction will still need to be terminated by an

interrupt condition and the table latches will still be written. A TABLWT instruction, executed from an address less than 2K can program any user EPROM location regardless of code protection.

The above measures essentially prevent read, verify or programming of any user EPROM location from outside.

4.8 Configuration fuses


Configuration fuses are EPROM bits that can be programmed (reads '0') or left unprogrammed (reads '1') to select between options (e.g. operating modes). For simplicity of programming they are mapped into program memory. This also makes it possible to read the fuse values (only in microcontroller modes). Each fuse is assigned one program memory location. In erased condition a fuse will read as a '1'. To program (or "blow") a fuse, the user needs to write to the fuse address using a TABLWT instruction. Regardless of the data, a TABLWT to a fuse location will blow the fuse. The fuses and their addresses are shown in table 4.8.1.

Reading configuration fuses: Reading any fuse location in the address range FE00:FE07h will read all eight fuse values in the lower byte and all 1's in the upper byte. Fuse located at FE00h will show up in bit 0 and so on. The fuse locations are accessible only in microcontroller and secure microcontroller modes. In microprocessor and extended microcontroller modes, this section of the program memory is mapped external (see figure 1.5.2) making the fuse locations inaccessible.

TABLE 4.8.1 - CONFIGURATION FUSES

Fuse	Address	Function
FOSC0	FE00h	FOSC1, FOSC0 : 00 : LP oscillator mode 01 : RC oscillator mode 10 : XT oscillator mode 11 : EC (external clock mode)
FOSC1	FE01h	
FWDT0	FE02h	FWDT1, FWDT0 : 10 : WDT prescale is 256 01 : WDT prescale is 64 11 : WDT prescale is 1 00 : WDT is a normal timer
FWDT1	FE03h	
FPMM0	FE04h	FPMM1, FPMM0 : 00 : Microcontroller mode (code protected) 01 : Microcontroller mode 01 : Extended microcontroller mode 11 : Microprocessor mode
FPMM1	FE06h	

FIGURE 4.8.1 - READING FUSE LOCATION



5.0 OVERVIEW OF PERIPHERALS

An array of sophisticated, high speed peripherals are incorporated on chip to meet the demands of real time applications. All peripherals are highly intelligent and have their own interrupts and error handling to free up the CPU as much as possible. There are three 16 bit timer/counters one of which can be split into two eight bit timers creating up to four timer/counter resources. Two high speed captures are provided for efficient interface to shaft encoders and other high speed pulse train sources. Two high speed pulse-width-modulation (PWM) outputs with up to 10 bit resolution make it possible to control a motor through power drivers. There are two external and several internal interrupt sources. The capture pins can be used as interrupt pins making it possible to have up to four external interrupts. Finally, there are 33 I/O pins most of which can be configured as inputs or outputs in software. A number of the I/O pins are multiplexed with peripheral functions or the system bus. In microcontroller mode 23 I/O pin are un-multiplexed.

5.1 The Bank Select Register (BSR, Address 0Fh)

All the peripheral registers are mapped into the data memory space. In order to accommodate the large number of registers in the 256 byte data memory space without taking away from the general purpose data RAM, a banking scheme has been used. A segment of the data memory, from address 10h to address 17h, is banked. A bank select register (BSR, address 0Fh) selects the currently active "peripheral bank". Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To alleviate this problem, a single cycle instruction, MOVLB (move literal value to BSR) is incorporated in the instruction set. In the PIC17C42 only the low four bits of the BSR are physically implemented, making it possible to address up to sixteen banks. Only four banks are actually used (see data memory map in figure 1.6.1).

6.0 DIGITAL I/O PORTS

The PIC17C42 has five ports A, B, C, D and E. Together these add up to 33 port pins. Most port pins have an associated data direction bit which configures it as input (DDR bit='1') or output (DDR bit='0'). When a port pin is read as an input, the value on the pin (and not the data latch) is read.

Most port pins are multiplexed with the system bus or peripheral functions. These pins are configured as port pins or peripheral inputs/outputs by control bits in corresponding peripheral registers. Once a port pin is selected for an alternate function, its direction will be determined by the peripheral logic which will force the DDR bit to the required state.

Ports A, B, C, D and E and their associated DDR registers are mapped into the data-memory. Ports C, D and E multiplex with the system bus (AD <15:0>, ALE, \overline{WR} and OE).

6.1 Port A

File 10h in Bank 0 is PORTA, a 6 bit port. There is no Data Direction Register associated with this port. Port A is multiplexed with peripheral functions as described in table 6.1.1. See figure 6.1.1 for block diagram of Port A and 6.0.1 for read/write timing.

FIGURE 6.0.1 - I/O PORT READ AND WRITE TIMING




TABLE 6.1.1 - PORT A FUNCTIONS

Port Pin	Bit	Pin function	Alternate function
RA0/INT	bit 0	Input only (Schmitt Trigger) port pin	INT external interrupt input
RA1/RT	bit 1	Input only (Schmitt Trigger) port pin	RT external interrupt input. It is also the external clock input for the RTCC timer/counter.
RA2, RA3	bit 2,3	Input/output pins with Schmitt Trigger input and open-drain output. To use either of these two pins as an input, the user must write a '1' to the port data latch. If used as an output, external pull-up resistor must be provided. These pins can be pulled up to voltages higher than Vcc. Also, these two port pins provide higher current sink capability (See DC specs for details).	None
RA4/RX/DT	bit 4	Input only (Schmitt Trigger) port pin	If the SPEN bit (bit 7, RCSTA) is a '1' then this pin is configured by the serial port. In SYNC mode: It is data input or output (DT). In ASYNC mode: It is receive data input (RX).
RA5/TX/CK	bit 5	Input only (Schmitt Trigger) port pin	If the SPEN (bit 7, RCSTA) bit is a '1' then this pin is controlled by the serial port. In SYNC mode: It is either clock input (slave mode) or the clock output (master mode) in ASYNC mode: It is the transmit data output (TX).
	bit 6	This bit is unimplemented and reads as '0'	
	bit 7	No pin associated	This is a control bit (\overline{PUEB}) for Port B. No port pin is associated with this bit. $\overline{PUEB}=0$ enables weak pull-ups on Port B.

6.1.1 USING RA2, RA3 PINS AS OUTPUT

PortA does not have an associated data direction register. When using them as outputs, read-modify-write instructions (such as BCF, BSF, BTF) are not recommended on PortA, since a read will read the port pins but a write will write to the port data latch. Such an operation may inadvertently cause RA2, RA3 to switch from output to input or vice-versa.

FIGURE 6.1.1 - PORT A BLOCK DIAGRAMS

FIGURE 6.1.1A




FIGURE 6.1.1B





FIGURE 6.1.1C



6.1.2 SUMMARY OF PORT A REGISTERS

Register Name	Function	Address	Reset Value
PORTA	Port A pins when read, Port A latch when written (RA2/RA3 only)	Bank 0, File10h	00XXXXXb
RTCSTA	RTCC status/control register (configures RA0/INT & RA1/RT pins)	File 05h	000000b
RCSTA	Serial port receive status/control register (configures RA4/RX/DT and RA5/TX/CK pins)	Bank0, File 13h	000000Xb

6.2 Port B

Port B is an eight bit wide bidirectional port. It is mapped in Bank0, File 12h. Writing to this address writes to the port latch while reading it will read the port pins. An eight bit data direction register (DDRB, Bank 0, File 11h) configures each port pin as an input or output. A '0' in the 'DDR' register configures the port as an output. Each port pin also has a software configurable weak pull-up (~100 µA typical). A control bit PUEB (bit 7, Bank 0, File 10h, Register PORTA) can enable (PUEB = '0') or disable (PUEB = '1') the pull-ups. The weak pull-up is turned off for any pin configured as output.

Most of the pins of Port B are multiplexed with peripheral functions. Table 6.2.1 describes their alternate functions. When a pin is redefined to be a port pin from a peripheral pin, its data direction bit may be left in an unknown state. The user will need to re-initialize the DDR bit properly. See figures 6.2.1 and 6.2.2 for block diagrams of port B and figure 6.0.1 for read/write timing.

Port B also has an "interrupt on change" feature. When configured as input, its output data latch can be used as a compare latch. An active high output is generated on mismatch between the pin and the latch. The "mismatch" outputs of all the input pins are OR-ed together to generate the IRB interrupt. All the output pins are excluded from the comparison. Thus, an interrupt is generated when the port input changes. This interrupt can wake the chip up from SLEEP mode.

The interrupt is latched in the IRB bit (bit 7, Register PIR, Bank1, File 16h). IRB is readable and writable by the CPU. The user, in the interrupt service routine, can clear the interrupt in one of two ways:

- Disable the interrupt by clearing the corresponding interrupt enable bit, IEB.
- Read PortB and write back the pin value to the data latch. This will end mismatch condition and therefore the mismatch output. Next, the user must clear bit IRB.

PIC17C42

TABLE 6.2.1 - PORT B FUNCTIONS

Port Pin	Bit	Pin Function	Alternate Function
RB0/CAP1	bit 0	Input/Output port pin with Schmitt Trigger input	CAP1: Capture1 input
RB1/CAP2	bit 1	Input/Output port pin with Schmitt Trigger input	CAP2: Capture2 input
RB2/PWM1	bit 2	Input/Output port pin with Schmitt Trigger input	PWM1 output. This pin is configured as the PWM1 output if the control bit PWM1ON (bit 4, Register TCON2, Bank 3, File 17h) is set to '1'.
RB3/PWM2	bit 3	Input/Output port pin with Schmitt Trigger input	PWM2 output. This pin is configured as the PWM2 output if the control bit PWM2ON (bit 5, Register TCON2, Bank 3, File 17h) is '1'
RB4/TCLK12	bit 4	Input/Output port pin with Schmitt Trigger input	TCLK12: external clock input for timer1 and timer2
RB5/TCLK3	bit 5	Input/Output port pin with Schmitt Trigger input	TCLK3: external clock input for timer3
RB6	bit 6	Input/Output port pin with Schmitt Trigger input	
RB7	bit 7	Input/Output port pin with Schmitt Trigger input	

FIGURE 6.2.1 - PORT B BLOCK DIAGRAM





FIGURE 6.2.2 - PORT B BLOCK DIAGRAM



6.2.1 SUMMARY OF PORT B REGISTERS

Register Name	Function	Address	Reset Value
PORTB	Port B pins when read Port B latch when written	Bank 0, File 12h	XXXXXXXXb
DDRB	Port B data direction register	Bank 0, File 11h	11111111b
PORTA (bit PUEB)	Port A data/ PUEB bit	Bank 0, File 10h	00XXXXXXXXb
PIR (bit IRB)	Peripheral interrupt register	Bank 1, File 16h	00000010b
PIE (bit IEB)	Peripheral interrupt enable register	Bank 1, File 17h	00000000b
INTSTA (bit PEIE)	Interrupt status register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU status register	File 06h	0011XX00b
TCON2	Timer/PWM/capture control registers	Bank 3, File 17h	00000000b

6.3 Port C

Port C is an eight bit wide bidirection port mapped in File 11h, Bank 1. The corresponding data direction register DDRC (file 10h, Bank 1) can configure each pin as an


input (if DDRC bit is '1') or output (if DDRC bit is '0'). This port is multiplexed with AD<7:0>, the lower byte of the Address/Data bus. Bit 0 of Port C is AD<0>. See figure 6.3.1 for block diagram of Port C and figure 6.0.1 for read/write timing.

6.3.1 SUMMARY OF PORT C REGISTERS

Register Name	Function	Address	Reset Value
PORTC	Port C pins when read Port C latch when written	Bank 1, File 11h	XXXXXXXXb
DDRC	Port C data direction register	Bank 1, File 10h	11111111b
INTSTA (bit PEIE)	Interrupt status register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU status register	File 06h	0011XX00b

PIC17C42

FIGURE 6.3.1 - BLOCK DIAGRAM OF PORTS C, D AND E



6.4 Port D

Port D is an eight bit wide bidirectional port mapped in File 13h, Bank 1. The corresponding data direction register DDRD (file 12h, Bank 1) can configure each pin as an input (if DDRD bit is '1') or output (if DDRD bit is '0'). This port is multiplexed with AD<15:8>, the higher byte of the Address/Data bus. Bit 0 of Port D is AD<8>. See figure 6.3.1 for block diagram of Port C and figure 6.0.1 for read/write timing.

6.5 Port E

PORTE is a 3 bit wide bidirectional port mapped in data memory (file 15h, Bank1). The corresponding Data Direction Register, DDRE, is mapped at file 14h, Bank 1. Each port pin can be configured as an input (DDRE bit = '1') or an output (DDRE bit = '0'). Only the three lowest significant bits are physically implemented in 17C42. The unimplemented bits read as '0'. See Figure 6.3.1 for block diagram of Port E and Figure 6.0.1 for read/write timing. Port E is multiplexed with control outputs ALE, WR and OE in external execution mode.

6.4.1 - SUMMARY OF PORT D REGISTERS

Register Name	Function	Address	Reset Value
PORTD	Port D pins when read Port D latch when written	Bank 1, File 13h	XXXXXXXXb
DDRD	Port D data direction register	Bank 1, File 12h	11111111b

6.5.1 SUMMARY OF PORT E REGISTERS

Register Name	Function	Address	Reset Value
PORT E	Port E pins when read Port E latch when written	Bank 1, File15h	00000XXXb
DDRE	Port E data direction register	Bank 1, File14h	00000111b

TABLE 6.5.1 - PORT E FUNCTIONS

Port Pin	Bit	Pin Function	System Bus Function (External execution)
RE0/ALE	bit 0	Input/output port. TTL input buffer.	ALE output
RE1/ \overline{OE}	bit 1	Input/output port. TTL input buffer.	\overline{OE} output
RE2/ \overline{WR}	bit 2	Input/output port. TTL input buffer.	\overline{WR} output

7.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The serial port can operate either a full-duplex asynchronous mode or in a half-duplex clocked synchronous mode. Synchronous mode uses a bi-directional data pin and a bi-directional clock pin. In synchronous mode, the clock can be either internal (master mode) or external (slave mode). In asynchronous mode, the clock is always derived internally. A dedicated 8 bit Baud Rate Generator (BRG) is used for internal clock generation. In both modes, receiver and transmitter are double buffered, 8 or 9 data bits are supported and separate transmit and receive interrupts are available.

7.1 Asynchronous Mode

The asynchronous mode is selected by setting the SYNC bit to '0' in the TXSTA register. Furthermore, SPEN bit (Serial Port Enable, bit 7, Register RCSTA, Bank 0) has to be set to enable RA4 and RA5 as serial port pins. SPEN=0 will configure these pins as port pins. In asynchronous mode the RX pin receives data and the TX pin transmits data in a full duplex mode. Data is transmitted and received least significant bit first. Both receive and transmit operate on the same internally generated clock which is derived from the Baud Rate Generator (Register SPBRG, Bank 0, File 17h). Data on the RX pin is sampled on the 7th, 8th and 9th pulses of a 16X (16 times the baud clock) internal clock. A majority of these three bits decide whether a one or a zero was received. In addition to the 8 or 9 data bits, one start bit and one stop bit are sent. Parity is not supported directly in hardware, but can easily be implemented in software. Asynchronous mode operation is stopped during SLEEP.

7.1.1 ASYNCHRONOUS MODE TRANSMISSION

Once asynchronous mode is selected (SYNC=0, bit 4 Register TXSTA) and serial port outputs are enabled (SPEN=1, bit 7, Register RCSTA) transmission can be enabled by setting TXEN bit to '1' (bit 5, TXSTA register). Actual transmission will begin when a word is written to the transmit buffer register (TXREG, bank0, file 16h) and the Baud Rate Generator produces a shift clock (figure 7.1.1.1). A start bit is sent out first (logic '0'), followed by 8 or 9 data bits and a stop bit (logic '1'). Transmitted data appears on RA5/TX/CK pin. Transmission can also be started by first writing a word to the TXREG and then setting TXEN to '1'.

The transmit register (TXREG) is double buffered. As the user writes to TXREG, the data is transferred from the buffer to the transmit shift register (TSR), thus freeing up the buffer register. An interrupt is pending as long as TXREG is empty. Indicating that the transmit buffer register (TXREG) is free to accept another word. This interrupt request is bit 1 (TBMT) of PIR (peripheral interrupt request register; Bank 1, file 16h) register. This interrupt can be enabled or disabled by bit 1 (TXIE) of PIE (peripheral interrupt enable; Bank 1, file 17h) register. TXIE=1 enables the interrupt. Regardless of TXIE, the TBMT bit will always show the status of the TXREG buffer (can not be affected in software) and can be used as a status bit. The interrupt request bit (TBMT) is read only. Therefore, to avoid unwanted interrupts (say, at the end of a transmission) the user will need to mask off this interrupt.

In addition to TXIE bit, two other bits will affect the transmit interrupt. They are: PEIE (bit3, INTSTA register, file 07h) that enables (if='1') or disables (if='0') all peripheral interrupts, and GLINTD (Global Interrupt Disable, bit 4, CPUSTA register, file 06h) bit that disables all interrupts if set to '1'.

While TBMT (Transmit Buffer Empty) indicates the status of the transmit buffer register, another bit TRMT (bit 1, register TXSTA) indicates the status of the transmit shift register. It is a read only bit. TRMT=1 implies transmit shift register is empty. The user can determine exactly when transmission is completed by polling this bit. TRMT is set after stop bit is sent out.

CREN or SREN bits do not affect asynchronous transmission. Clearing TXEN during transmission aborts transmission, reverts TX pin to hi-impedance and resets the transmitter.



FIGURE 7.1.1.1 - ASYNCHRONOUS TRANSMISSION





FIGURE 7.1.1.2 - ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



If 9 bit transmission is selected (TX8/9=1, bit 6, register TXSTA) the 9th bit should be written to TXD8 (bit0, TXSTA). This bit is double buffered as well. The 9th bit MUST be written before writing the data word to TXREG, since the latter triggers the transfer of the entire word to the transmit shift register.

7.1.2 ASYNCHRONOUS MODE RECEPTION


Data is received on RA4/RX/DT pin. Reception is enabled by setting the CREN bit (bit4, register RCSTA) to '1'. The SREN bit (bit5, RCSTA) has no function in asynchronous mode. Reception begins when a start-bit is detected on RX pin. The Baud Rate Generator internally generates a 16x clock. Every incoming bit is sampled on the 7th, 8th and the 9th time slot and a majority detection is done to determine the value of the bit. After sampling the stop bit (i.e. halfway through stop bit), the received data is transferred to the receive buffer register (RCREG) if the buffer register is empty. The RCREG is actually a two word deep FIFO. Therefore, it is possible to receive two words, transfer them to RCREG and begin receiving the 3rd word in the receive shift register (RSR). If at the time of reception of the last bit of the 3rd word, the RCREG has still not been read (and therefore is holding two words) then the receiver control logic will set the overrun error bit, OERR (bit1, register RCREG). In case of overrun, the word in the shift register

is lost (i.e. it can not be read). The RCREG can be read twice to retrieve the first two words. The user will need to clear OERR by resetting the receiver (by clearing CREN). Clearing OERR is essential since once the overflow flag is set, the receiver simply stops transferring RSR to RCREG.

The framing error bit, FERR (bit 2, Register RCSTA) and the 9th receive bit, RCD8 (bit 0, RCSTA) are buffered the same way as the receive data. Reading RCREG will load the RCD8 and FERR bits with new values. The user, therefore, must read the RCSTA register before reading the received data (RCREG) in order to obtain FERR and 9th data bit information. If the RCREG is read first, then the status register RCSTA will be loaded with new status information and the old information will be lost. The framing error bit, FERR, is set if the stop bit is detected to be a '0'.

A receive interrupt flag RBFL, is set (bit0, register PIR) when the receive shift register content is shifted to the receive buffer register. This interrupt can be enabled or disabled via the RCIE (Receive interrupt enable) bit (bit0, register PIE). RCIE=1 will enable the interrupt. The RBFL (receive buffer full interrupt flag) bit is a read only bit and is cleared when the receive buffer is read. However, if the receive shift register is full, it will transfer its contents to the receive buffer register and the RBFL

FIGURE 7.1.2.1 - ASYNCHRONOUS RECEPTION



bit will be set again. To enable receive interrupt, the Peripheral Interrupt Enable bit, PEIE (bit3, INTSTA register, file 07h), must be set and the Global Interrupt Disable bit, GLINTD (bit4, CPUSTA register, file 06h), must be cleared.

7.2 Synchronous Mode

The synchronous mode is selected by setting the SYNC bit (bit4, TXSTA register) to a '1'. In addition, the SPEN bit (bit7, RCSTA register) must be set to a '1' to configure the RA5/TX/CK and RA4/RX/DT pins as CK (synchronous clock) and DT (sync data) pins respectively. Synchronous mode is half duplex with the DT pin as data input during reception and data output during transmission. The CK pin is clock output if internal clock option (master mode) is selected by setting the CSRC (bit7, TXSTA register) bit to a '1'. If CSRC='0' then the CK pin is clock input (synchronous slave mode).

As in asynchronous mode, 8 or 9 data bits are transmitted or received. No start or stop bits are sent or received.

7.2.1 SYNCHRONOUS MODE TRANSMISSION

Once the sync mode is selected (SYNC='1') and the serial port is enabled (SPEN='1', register RCSTA), transmission is enabled by setting the TXEN (transmit enable, bit5, TXSTA register) bit to a '1'. This will configure the TX pin as an output. Actual transmission will begin when a word is written to the transmit buffer register (TXREG). The transmitter is double buffered. If the transmit shift register (TSR) is empty then the word will be transferred from TXREG to TSR. The first data bit will be shifted out at the next available rising edge of the clock. Data out is stable around the falling edge of the sync clock. Transmission can also be started by first writing a data word to TXREG and then setting TXEN='1'. This method may be advantageous when slow baud rates are selected, since the Baud Rate Generator is kept under reset when TXEN=CREN=SREN=0. Setting the TXEN bit will start the BRG, creating a shift clock immediately.

The TBMT interrupt (bit1, PIR register) is pending whenever the transmit buffer is empty and ready to accept another word. The interrupt has a corresponding mask bit (TXIE, bit1, Register PIE). TXIE='1' enables the transmit interrupt while TXIE='0' disables it. Regardless of TXIE, TBMT will always show the status of the TXREG (not affected by software) and can be used as a status bit. To enable the transmit interrupt, Peripheral Interrupt Enable, PEIE (bit3, INTSTA register, file 07h) bit must be set and Global Interrupt Disable, GLINTD (bit4, CPUSTA register, file 06h) bit must be cleared.

While TBMT (Transmit Buffer Empty) indicates the status of the transmit buffer register, another bit TRMT (bit1, register TXSTA), indicates the status of the transmit shift register. It is a read only status bit. TRMT=1 implies that the transmit shift register is empty. The user can determine exactly when transmission is over by polling this bit. TRMT is set after the last bit is sent out.

If 9 bit transmission is selected, the 9th bit should be written to bit TXD8 (bit0, TXSTA). This bit is also double buffered. The 9th bit must be written prior to writing the data word to TXREG, since a write to the TXREG triggers the transfer of the entire word to the transmit shift register.

In sync master mode, the CK pin will output clocks only during actual transmission (figure 7.2.1.1). In sync slave mode clock input may be present on the pin at all times.

If TXEN is cleared during transmission of a word, transmission will be aborted and the DT and CK pins will revert to hi-impedance. If either the CREN or the SREN bit is set to a '1', transmission is also aborted and the DT pin will go into hi-impedance state (for reception). The CK pin will remain an output if CSRC=1 (internal clock). The transmitter logic, although disconnected from the pins, is not reset. The user must clear the TXEN bit to reset the transmitter. This is particularly important if the SREN was set to a '1' to interrupt an ongoing transmission. In this case, after reception of a single word, the SREN bit will reset and the serial port will revert back to transmit mode (since TXEN is still set). This means the DT pin will turn around and start driving. To avoid this, TXEN should be cleared.

FIGURE 7.2.1.1 - SYNCHRONOUS TRANSMISSION




FIGURE 7.2.1.2 - SYNCHRONOUS TRANSMISSION (THROUGH TXEN)





FIGURE 7.2.1.3 - SYNCHRONOUS TRANSMISSION (SLAVE)




7.2.2 SYNCHRONOUS MODE RECEPTION

Data is sampled on the DT pin on the falling edge of the clock. Reception is enabled by either setting the SREN bit (Single Receive Enable, bit5, RCSTA register) or the CREN bit (Continuous Receive Enable, bit4, RCSTA register). If SREN is set, one word is received after which SREN is reset in hardware. If the CREN bit is set, words are received continuously (and read off by the CPU presumably) until CREN is reset by software. If both CREN and SREN are set, then CREN will take precedence.

After a word is received completely, it is transferred from the receive shift register (RSR) to the receive buffer register (RCREG) thus freeing up the RSR to receive the next word. With CREN=1, it is possible to receive consecutive data words without any discontinuity in between. This makes it possible to receive data words of larger size, e.g. 16 bit. In synchronous slave mode the SREN bit is a don't care.

The RCREG is actually a two word deep FIFO. Therefore, it is possible to receive two words, transfer them to RCREG and begin receiving the 3rd word in the receive shift register (RSR). If, at the time of reception of the last bit of the 3rd word, the RCREG has still not been read (and therefore is holding two words) then the receiver control logic will set the overrun error bit, OERR (bit1, register RCSTA). In case of an overrun, the word in the shift register is lost (i.e. it can not be read). The RCREG can be read twice to retrieve the first two words. The user will need to clear OERR by resetting the receiver (by clearing CREN). Clearing OERR is essential since once overflow flag is set the receiver simply stops transferring RSR to RCREG.

FIGURE 7.2.2.1 - SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



An interrupt is issued when RSR transfers a data word to receive buffer register, RCREG, indicating that RCREG is full. The interrupt flag (RBFL, bit0, register PIR) can be masked by interrupt mask bit RCIE (Receive interrupt enable, bit0, register PIE). RCIE=1 enables the receive interrupt.

The 9th bit of the received word is loaded into RCD8 (bit0, RCSTA). This bit is buffered the same way as the receive data. Reading the RCREG register will load the new 9th bit. Therefore, the user must read the RCSTA register before reading the received data word from RCREG.

7.2.3 SYNCHRONOUS SLAVE MODE/SLEEP MODE INTERACTION:

When the part is put into SLEEP mode, all on chip phase clocks are stopped (part is held in Q1 state; see SLEEP section for details). In SLEEP, synchronous slave mode operation is possible because this mode uses external clock.

SLEEP/sync slave receive: If receive is enabled (SREN = '1') prior to invoking SLEEP mode, then a word may be received during SLEEP and at the completion of such reception the RSR will be transferred to RCREG (assuming it is empty). Simultaneously a receive interrupt will be generated which will wake the chip up, provided this interrupt was enabled (by setting RCIE = PEIE = '1'). If GLINTD = '0', then additionally the interrupt will be responded to by jumping to interrupt vector 0020h. If the receive interrupt is disabled, prior to invoking SLEEP mode, then words are received during SLEEP without waking up the processor. Overflow bit will be set if three words are received.

SLEEP/sync slave transmit: If two words are written to TXREG and then the chip is put into SLEEP the following sequence of events will occur. The first word will immediately transfer to the TSR. The second word will remain in TXREG. Transmit interrupt (TBMT) will stay inactive (low). As the first word is shifted out, the second word will transfer from TXREG to TSR and the transmit interrupt (TBMT) will be raised again. This will wake up the chip provided the interrupt was not masked (i.e. TXIE = PEIE = '1'). If GLINTD = 0, then branch to interrupt vector 0020h will take place as well.

7.3 Baud Rate Generator

The serial port is equipped with a dedicated 8 bit Baud Rate Generator (SPBRG, bank0, file 17h). The SPBRG register is readable and writable. The SPBRG register controls the period of a free running 8 bit timer. In synchronous mode the baud rate is $f_{osc}/4(x+1)$ where f_{osc} = oscillator or clock-in frequency and x = value written to SPBRG register. In asynchronous mode the baud rate is $f_{osc}/64(x+1)$. Tables 7.3.1 and 7.3.2 show baud rate values for different SPBRG value and clock-in frequency. SPBRG is unknown following power-on reset.

Writing a value to the SPBRG clears the timer. This guarantees that the timer does not go through an overflow cycle, before outputting the appropriate baud rate.



FIGURE 7.2.2.2 - SYNCHRONOUS MASTER MODE RECEPTION, CREN




TABLE 7.3.1 - BAUD RATES FOR SYNCHRONOUS MODE

BAUD RATE (K)	fosc = 20MHZ			16MHZ			10MHZ			7.15909MHZ		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255



BAUD RATE (K)	fosc = 5.0688MHZ			3.579545MHZ			1MHZ			32.768KHZ		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

TABLE 7.3.2 - BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE (K)	fosc = 20MHZ			16MHZ			10MHZ			7.15909MHZ		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

BAUD RATE (K)	fosc = 5.0688MHZ			3.579545MHZ			1MHZ			32.768KHZ		
	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

PIC17C42

7.4 Serial Port Registers

7.4.1 SUMMARY OF SERIAL PORT REGISTERS

Register Name	Function	Address	Reset Value
RCSTA	Receive status/control register	Bank 0, File 13h	0000000Xb
RCREG	Receive buffer register	Bank 0, File 14h	XXXXXXXXXb
TXSTA	Transmit status/control register	Bank 0, File 15h	0000001Xb
TXREG	Transmit buffer register	Bank 0, File 16h	XXXXXXXXXb
SPBRG	Baud Rate Generator	Bank 0, File 17h	XXXXXXXXXb
PIR	Peripheral interrupt flag register	Bank 1, File 16h	00000010b
PIE	Peripheral interrupt enable register	Bank 1, File 17h	00000000b
INTSTA	Interrupt status register	File 07h	00000000b
CPUSTA	CPU status register	File 06h	0011XX00b

FIGURE 7.4.1.1 - RCSTA: RECEIVE STATUS & CONTROL REGISTER





FIGURE 7.4.1.2 - TXSTA: TRANSMIT STATUS & CONTROL REGISTER



7.5 Summary of Serial Port Pins

The serial port uses two pins, RA4/RX/DT and RA5/TX/CK. If SPEN bit (bit 7, RCSTA) is set then these pins are controlled by the serial port. If SPEN=0, then they are configured as input only port pins. **(Both pins have Schmitt Trigger input buffer.)**

Pin Name	SPEN = 0	SPEN = 1		
		SYNC Master Mode	SYNC Slave Mode	ASYNC Mode
RA4/RX/DT	input only port pin	DT: Data in/out Data output if TXEN=1 and CREN=0 and SREN=0, Hi-impedance input otherwise	RX: Receive input, Always hi-impedance input.	
RA5/TX/CK	input only port pin	CK: clock output Always a driven output	CK: clock input Always hi-impedance input	TX: Transmit Driven output if TXEN=1. Hi-impedance input if TXEN=0

8.0 TIMER/COUNTERS: OVERVIEW

The PIC17C42 has a rich set of timer/counters: Two 8 bit timer counters (also configurable as one sixteen bit timer/counter) and two 16 bit timer/counters. These can be configured as:

- Two 16 bit + two 8 bit timer/counters
- Three 16 bit timer/counters

A brief overview of these timer/counters is as follows:

RTCC <16>: RTCC <16> is a 16 bit timer/counter consisting of two 8 bit sections (RTCC<8>, RTCC<L>8>). It has a programmable 8 bit prescaler. RTCC can increment off internal clock (OSC/4) or external clock input on the RT pin. RTCC generates an interrupt on overflow.

TMR1 <8>, TMR2 <8>: These are two 8 bit timer/counters. They each have an eight bit period register (PR1 and PR2 respectively) and an interrupt. In counter mode, their clock comes from pin TCLK12 (shared between the two timer/counters). They can be configured as a 16 bit timer/counter with interrupt and a 16 bit period register.

TMR3 <16>: Timer3 is a 16 bit timer/counter consisting of two 8 bit sections TMR3H <8> and TMR3L <8>. It has a 16 bit period register (PR3H <8>, PR3L <8>), an interrupt and an external clock source (pin TCLK3) in counter mode.

8.1 Role of the Timer/Counters

The timer/counters are general purpose. However, they have special usage. RTCC is physically part of the 'core'. It is planned that future variations of the PIC17CXX family will include this timer. Therefore, time dependent code, e.g. real time operating system or clock/calender type software can be written using RTCC and ported to future PIC17CXX family members.

TMR3 is also used for 16 bit capture function as is described in capture section. Timers PWM1 and TMR2 can be used as time bases for PWM1 and PWM2 outputs respectively. Alternately, TMR1 can run both PWM outputs and thus free up TMR2 to be a general purpose timer.

These timers are not needed to do the following functions: Watchdog timer (it's a separate timer); Baud Rate generation for serial communication (serial port has its own 8 bit Baud Rate Generator).

8.2 RTCC Module

The RTCC (Real time clock/counter) module consists of a 16 bit timer/counter, RTCC (high byte RTCC<H>, file 0Ch and low byte RTCC<L>, file 0Bh), an 8 bit prescaler, and the RT pin as the source of external clock signal. The control bits for this module are in register RTCSTA (File 05h).

FIGURE 8.2.1.1 - RTCC MODULE BLOCK DIAGRAM





FIGURE 8.2.1.2 - RTCSTA: RTCC STATUS/CONTROL REGISTER



8.2.1 RTCC OPERATION

RTCC increments either on internal clock, OSC/4 (if T/C = '1' in RTCSTA) or on external clock (counter mode) on RT pin (if bit T/C = '0' in RTCSTA). If external clock is chosen, increment can occur on either the rising edge (RTEDG = '1' is RTCSTA register) or the falling edge (RTEDG = '0' is RTCSTA register). The prescaler can be programmed to introduce a prescale of 1:1 to 1:256 in either timer or counter mode. The timers increment from 0000h to FFFFh and roll over to 0000h. On overflow, the RTCC interrupt request flag, RTCIR (bit 5, register INTSTA), is set. The RTCC interrupt can be masked off by clearing the corresponding interrupt mask bit, RTCIE (bit 1, INTSTA). The interrupt request flag, RTCIR, must be cleared in software.

8.2.2 READ/WRITE CONSIDERATION FOR RTCC

Although the RTCC is a 16 bit timer/counter, only 8 bits at a time can be read or written. This could create a problem unless care is taken.


Reading 16 bit value: One problem in reading the entire 16 bit value is that after reading the low (or high) byte it may change from FFh to 00h. This can be handled in software as follows:

```

movpf   rtcl, tmplo    ; read lo rtcc
movpf   rtch, tmphi    ; read hi rtcc
movfp   tmplo, wreg    ; tmplo → wreg
cpfslt  rtcl, wreg     ; rtcl < wreg?
retfie  ; no then return
movpf   rtcl, tmplo    ; read lo rtcc
movpf   rtch, tmphi    ; read hi rtcc
retfie  ; return
    
```

Interrupt must be disabled during this subroutine.

FIGURE 8.2.2.1 - RTCC TIMING: WRITE HIGH OR LOW BYTE



Writing a 16 bit value to the RTCC: Since writing to either RTCC_L or RTCC_H will effectively inhibit increment of that half of the RTCC in the next cycle (following write), but not inhibit increment of the other half, the user must write to RTCC_L first and RTCC_H next in two consecutive instructions, as shown below:

```
BSF      CPUSTA, GLINTD      ; Disable interrupt
MOVFP   RAM_L, RTCC_L      ;
MOVFP   RAM_H, RTCC_H      ;
BCF     CPUSTA, GLINTD      ; Done, enable interrupt
```

Interrupt must be disabled. The user should note that a write to RTCC_L or RTCC_H will reset the prescaler.

8.2.3 EXTERNAL CLOCK CONSIDERATIONS

When the external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also, there is some delay from the occurrence of the external clock edge to the incrementing of RTCC. Referring to Figure 8.2.3.1, the synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. Therefore, it is necessary for PSOUT to be high for at least 2tosc or low for at least 2tosc where tosc = oscillator time period.

When no prescaler is used (i.e. prescale is 1:1): PSOUT is the same as the RTCC clock input and therefore the requirements are:

$$T_{RTH} = \text{RA1/RT high time} \geq 2t_{osc} + 20 \text{ ns}$$

$$T_{RTL} = \text{RA1/RT low time} \geq 2t_{osc} + 20 \text{ ns}$$

When prescaler is used: the RA1/RT input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical. The requirements are then:

$$\text{PSOUT high time} = \text{PSOUT low time} = \frac{N \cdot T_{RT}}{2}$$

where $T_{RT} = \text{RA1/RT input period}$ and

$N = \text{prescaler value (2, 4, ..., 256)}$.

$$\text{Therefore } \frac{N \cdot T_{RT}}{2} \geq 2t_{osc} + 20 \text{ ns, or } T_{RT} \geq \frac{4t_{osc} + 40 \text{ ns}}{N}$$

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on the RTCC input is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$T_{RT} = \text{RA1/RT period} \geq (4t_{osc} + 40 \text{ ns})/N$$

$$T_{RTH} = \text{RA1/RT high time} \geq 10 \text{ ns}$$

$$T_{RTL} = \text{RTCC low time} \geq 10 \text{ ns}$$

Delay from external clock edge: since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to figure 8.2.3.1, the reader can see that this delay is between 3tosc and 7tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within $\pm 4t_{osc}$ ($\pm 250 \text{ ns @ 16 MHz}$).

FIGURE 8.2.2.2 - RTCC READ/WRITE IN TIMER MODE





FIGURE 8.2.3.1 - RTCC TIMING WITH EXTERNAL CLOCK



8.2.4 SUMMARY OF RTCC REGISTERS

Register Name	Function	Address	Reset Value
RTCCCL	RTCC Timer/Counter low byte	File 0Bh	XXXXXXXXb
RTCCH	RTCC Timer/Counter high byte	File 0Ch	XXXXXXXXb
RTCSTA	RTCC Status/Control	File 05h	00000000b
INTSTA	Interrupt Status Register	File 07h	00000000b
CPUSTA	CPU Status Register	File 06h	0011XX00b

8.3 Timer1 & Timer2

Timer 1 (TMR1, Bank 2, File 10h) and Timer 2 (TMR2, Bank 2, File 11h) are two 8 bit incrementing timer/counters, each with a period register (PR1, Bank 2, File 14h and PR2, Bank 2, File 15h respectively) and separate overflow interrupt. They can operate as timers (increment on internal $OSC/4$ clock) or as counters (increment on falling edge of external clock on pin TCLK12). They can operate as two 8 bit timer/counters or as a single 16 bit timer counter. TMR1 and TMR2 are also used as the time base for the PWM (pulse width modulation) module.

8.3.1 TIMER1, TIMER2 IN 8 BIT MODE


8 bit mode is selected by setting 16/8 (bit 3, register TCON1) to '0'. In this mode, TMR1 will be configured as a timer if control bit TMR1C (bit 0, register TCON1) is '0' and increment once every instruction cycle ($OSC/4$).

Setting bit TMR1C = '1' will configure TMR1 as a counter. As a counter, TMR1 will increment on every negative edge on pin TCLK12. Since TCLK12 input is synchronized with internal phase clocks, it has to satisfy certain requirements. TCLK12 must be high for at least $(0.5T_{cy} + 20)ns$ and low for at least $(0.5T_{cy} + 20)ns$ where $T_{cy} = 4t_{osc}$. TMR1 increments from 00h until it is equal to PR1 and then resets to 00h at the next increment cycle. An interrupt is generated when reset occurs which is latched in bit TM1IR (TMR1 Interrupt Request Flag, bit 4, PIR). This bit can be masked off by setting bit TM1IE (TMR1 Interrupt Enable) to '0'. In order for the TM1IR interrupt to be recognized, the Peripheral Interrupt Enable bit (PEIE, bit 3, register INTSTA) must be set to a '1' and the Global Interrupt Disable bit, GLINTD, must be '0'. TMR1 must be enabled by setting bit TMR1ON (bit 0, register TCON2) to a '1' and can be stopped any time by clearing bit TMR1ON to '0'. TMR1 and PR1 are both readable and writable registers.

TMR2, in 8 bit mode is identical in functionality as TMR1. The corresponding control bits for TMR2 are TMR2C (bit 1, TCON1), TM2IR (Timer 2 Interrupt-Request Flag, bit

5, PIR), TM2IE (Timer 2 Interrupt Enable Flag, bit 5, PIE) and TMR2ON (bit 1, TCON2). In counter mode, TMR2 also increments on falling edge on TCLK12 pin.

FIGURE 8.3.1.1 - TIMER1/TIMER2 BLOCK DIAGRAM



8.3.2 TIMER1 & TIMER2 IN 16 BIT MODE

16 bit mode is selected by setting bit 16/8 (bit 3, register TCON1) to '1'. In this mode TMR1 and TMR2 concatenate to form one 16 bit timer/counter (TMR2 = high byte). Timer mode is selected by setting TMR1C (bit0, register TCON1) to '0' where it increments once every instruction cycle (OSC/4). Counter mode is selected if TMR1C bit = '1' and it increments on every negative edge on pin TCLK12. Input clock on TCLK12 must have a high time $\geq (0.5T_{cy} + 20)ns$ and a low time $\geq (0.5T_{cy} + 20)ns$ where $T_{cy} = 4t_{osc}$. The 16 bit timer increments until it matches the 16 bit value in PR1, PR2 (PR2 = high byte) and then resets back to 0000h. An interrupt is generated at this time which is latched into the TM1IR bit (bit 4, PIR). In 16 bit mode, control bit TMR1C controls the entire 16 bit timer and bit TMR2C is a don't care. The TMR2ON bit must be always set to '1' in 16 bit mode. TMR1ON bit controls the entire 16-bit timer.

8.3.3 EXTERNAL CLOCK INPUT FOR TIMER1, TIMER2

When configured as a counter, TMR1 or TMR2 increments on the falling edge of clock input TCLK12. However, this input is sampled and synchronized by the internal phase clocks twice every instruction cycle. Therefore, the external clock must meet the following requirements:

$$\begin{aligned} \text{TCLK12 high time} &\geq 0.5 T_{cy} + 20 \text{ ns} \\ \text{TCLK12 low time} &\geq 0.5 T_{cy} + 20 \text{ ns} \end{aligned}$$

There is a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. The delay is between $2t_{osc}$ and $6t_{osc}$, where t_{osc} = oscillator period. See Figure 8.3.3.1 for a timing diagram.

FIGURE 8.3.1.2 - TMR1, TMR2, TMR3 TIMING IN TIMER MODE




FIGURE 8.3.1.3 - TIMER/CAPTURE/PWM CONTROL REGISTER 1 (TCON1)




FIGURE 8.3.3.1 - TMR1, TMR2 AND TMR3 IN EXTERNAL CLOCK MODE





FIGURE 8.3.3.2 - TIMER/CAPTURE/PWM CONTROL REGISTER 2 (TCON2)



8.3.4 SUMMARY OF TIMER1, TIMER2 REGISTERS

Register Name	Function	Address	Reset Value
TMR1	Timer/Counter1	Bank 2, File 10h	XXXXXXXXb
TMR2	Timer/Counter2	Bank 2, File 11h	XXXXXXXXb
PR1	Period Register1	Bank 2, File 14h	XXXXXXXXb
PR2	Period Register2	Bank 2, File 15h	XXXXXXXXb
TCON1	Timer Control Register1	Bank 3, File 16h	00000000b
TCON2	Timer Control Register2	Bank 3, File 17h	00000000b
PIR	Peripheral Interrupt Register	Bank 1, File 16h	00000010b
PIE	Peripheral Interrupt Enable	Bank 1, File 17h	00000000b
INTSTA (bit PEIE)	Interrupt Status Register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU Status Register	File 06h	0011XX00b

8.4 Timer/Counter 3

TMR3 is a 16 bit timer/counter consisting of TMR3L (file 12, Bank 2) as the low byte of the timer and TMR3H (file 13, Bank 2) as the high byte of the timer. It has an associated 16 bit period register consisting of PR3L/CA1L (file 16, Bank 2), the low byte, and PR3H/CA1H (file 17, Bank 2), the high byte. Timer3 is a timer if TMR3C = 0 (bit 2, Register TCON1) in which case it increments every instruction cycle (OSC/4). If TMR3C = 1, the timer 3 acts as a counter and increments on every

falling edge of TCLK3 pin input. In either mode, TMR3 increments if TMR3ON = 1 (bit 2, Register TCON2) and stops if TMR3ON = 0. TMR3 has two modes of operation: depending on bit CA1/PR3 (bit 3, Register TCON2) the period register can be configured as a period or a capture register (Refer to section 9.0 for details on capture operation).

Period register mode. CA1/PR3 = 0: In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16 bit period register. The timer increments until it equals the

period register and then resets to 0000h. Timer3 interrupt (TM3IR, bit 6, Register PIR) request flag is set at this point. This interrupt can be disabled by setting timer3 mask bit (TM3IE, bit 6, Register PIE) to '0'. TM3IR must be cleared in software.

Capture1 register mode, CA1/PR3 = 1: In this mode the PR3H/CA1H and PR3L/CA1L constitute a 16 bit capture register. The timer operates without a period register and increments from 0000h to FFFFh and rolls over to 0000h. A timer3 interrupt (TM3IR, bit 6, Register PIR) is generated on overflow. The TM3IR interrupt flag must be cleared in software.

8.4.1 EXTERNAL CLOCK INPUT FOR TIMER3

Timer3 increments on the falling edges of the clock input on TCLK3 pin. However, this input is sampled and synchronized by the internal phases, twice every instruction cycle. Therefore, the external clock input must meet the following requirements:

TCLK3 high time $\geq 0.5T_{cy} + 20 \text{ ns}$

TCLK3 low time $\geq 0.5T_{cy} + 20 \text{ ns}$

There is a delay from the time an edge occurs on TCLK3 to the time the timer3 is actually incremented. This delay is between $2 t_{osc}$ and $6 t_{osc}$, where t_{osc} = oscillator period. See Figure 8.3.3.1 for a timing diagram.

8.4.2 READING/WRITING TIMER3

Since timer3 is a 16 bit timer and only 8 bits at a time can be read or written, the user should be careful about reading and writing when the timer is running. The safe and easy thing to do is to stop the timer, perform any read or write operation, and then restart timer3 (using the TMR3ON bit). If, however, it is necessary to keep timer3 free-running then certain suggested methods must be followed for reading and writing the timer. See section 8.2.3 for details.


8.4.3 SUMMARY OF TIMER3 REGISTERS

Register Name	Function	Address	Reset Value
TMR3L	Timer/Counter3 low byte	Bank 2, File 12h	XXXXXXXXb
TMR3H	Timer/Counter3 high byte	Bank 2, File 13h	XXXXXXXXb
CA2L	Capture2 low byte	Bank 3, File 14h	XXXXXXXXb
CA2H	Capture2 high byte	Bank 3, File 15h	XXXXXXXXb
PR3L/CA1L	Period Register3 low/capture 1 low	Bank 2, File 16h	XXXXXXXXb
PR3H/CA1H	Period Register3 high/capture 1 high	Bank 2, File 17h	XXXXXXXXb
TCON1	Timer Control Register1	Bank 3, File 16h	00000000b
TCON2	Timer Control Register2	Bank 3, File 17h	00000000b
PIR	Peripheral Interrupt Register	Bank 1, File 16h	00000010b
PIE	Peripheral Interrupt Enable	Bank 1, File 17h	00000000b
INTSTA (bit PEIE)	Interrupt Status Register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU Status Register	File 06h	0011XX00b



PIC17C42

FIGURE 8.4.1.1 - TIMER3/CAPTURE MODULE BLOCK DIAGRAM



9.0 CAPTURE MODULE

The PIC17C42 has two 16 bit capture registers that capture the 16-bit value of timer/counter3 (TMR3) when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with port B pins. An event can be a rising edge, a falling edge, 4 rising edges or 16 rising edges on the pin. Each capture register has an interrupt request flag associated with it which is set when a capture is made. The capture module is truly part of the timer/counter3/capture block. Refer to Figure 8.4.1.1 for a block diagram. The capture module can operate in one of two modes described below.

9.1 One Capture + Timer/Counter3 + Period Register Mode

This mode is selected if control bit CA1/PR3 = 0 (bit 3, register TCON2). In this mode, the capture1 register, consisting of high byte (PR3H/CA1H, File 17, Bank 2) and low byte (PR3L/CA1L, File 16, Bank 2), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding interrupt bit CA11R (bit 2, PIR) is never set. Timer/counter3 increments until it equals the value in the period register and then resets to 0000h. See Section 8.4 for details of TMR3 operation in this mode.

Capture2 is active in this mode. Control bits CA2ED1 and CA2ED0 (bits 7 & 6, Register TCON1) determine the event on which capture will occur. CA2ED1, CA2ED0 = 00 enables capture on every falling edge, 01 = capture on every rising edge, 10 = capture every 4th rising edge and 11 = capture every 16th rising edge. When a capture takes place, an interrupt is latched into CA2IR (capture 2 interrupt flag, bit 3, PIR). This interrupt can be enabled by setting the corresponding mask bit CA2IE (bit 3, PIE) to '1'. Also, peripheral interrupt enable bit PEIE (bit 3, INSTA) must be a '1' and the Global Interrupt Disable bit (GLINTD, bit 4, CPUSTA), should be '0' for the interrupt to be acknowledged. The CA2IR interrupt flag needs to be cleared in software.

When the capture prescale select is changed, the prescaler is not reset. Therefore, the first capture after such a change will be ambiguous. It, however, sets the basis for the next capture. The prescaler is reset upon chip reset.

The capture pin RB1/CAP2 is a multiplexed pin. When used as a port pin, capture2 is not disabled. However, the user can simply disable the capture2 interrupt by setting CA2IE = '0'. If RB1/CAP2 is used as an output pin, some interesting possibilities arise. The user can activate a capture by writing to the port pin which may be useful during development phase to emulate a capture interrupt.

The input on capture pin, RB1/CAP2, is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform. The minimum high time (T_{CPH}) and the minimum low time (T_{CPL}) on the capture input needs to be greater or equal to 10ns. The period (T_{CAP}) must be >2T_{cy}/N where N = prescale value (1, 4, 16) and where T_{cy} = one instruction cycle time (= 4tosc).

Capture2 Overflow

The overflow status flag bit is double buffered. The master bit is set to '1' if one captured word is already residing in the capture2 register and another 'event' has occurred on RB1/CA2 pin. The new event will not transfer the timer3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF, bit 7, TCON2) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The recommended sequence to read capture registers and overflow is as follows:

```

MOVLB 3           ; Select Bank 3
MOVWF CA2L, LO_BYTE ; Read capture2 low byte,
                   ; store in LO_BYTE
MOVWF CA2H, HI_BYTE ; Read capture2 high byte,
                   ; store in HI_BYTE
MOVWF TCON2, STAT_VAL ; Read TCON2 into file
                   ; STAT_VAL
    
```

9.2 Two Capture + Timer/Counter3 Mode

This mode is selected by setting CA1/PR3 = 1 (bit 3, register TCON2). In this mode the timer (TMR3) runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. For details on TMR3 operation see section 8.4 Registers PR3H/CA1H (file 17h, Bank 2) and PR2L/CA1L (file 16h, Bank 2) make a 16 bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is set by control bits CA1ED1 and CA1ED0 (bit 5 & 4, Register TCON1). A capture1 interrupt is latched into the CA11R (bit 2, PIR). The corresponding interrupt mask bit is CA1IE (bit 2, PIE). The capture1 overflow status bit is CA1OVF (bit 6, TCON2). Otherwise, capture1 operates identically to capture2. Capture2 operation is same as in the previous mode.

9.3 Summary of Capture Registers

Register Name	Function	Address	Reset Value
PR3L/CA1L	Period Register 3 low/capture 1 low	Bank 2, File 16h	XXXXXXXXb
PR3H/CA1H	Period Register 3 high/capture 1 low	Bank 2, File 17h	XXXXXXXXb
CA2L	Capture2 register low	Bank 3, File 14h	XXXXXXXXb
CA2H	Capture2 register high	Bank 3, File 15h	XXXXXXXXb
TMR3L	Timer/Counter 3 low	Bank 2, File 12h	XXXXXXXXb
TMR3H	Timer/Counter 3 high	Bank 2, File 13h	XXXXXXXXb
TCON1	Timer Control Register 1	Bank 3, File 16h	0000000b
TCON2	Timer Control Register 2	Bank 3, File 17h	0000000b
PIR	Peripheral Interrupt Register	Bank 1, File 16h	00000010b
PIE	Peripheral Interrupt Enable	Bank 1, File 17h	00000000b
INTSTA (bit PEIE)	Interrupt Status Register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU Status Register	File 06h	0011XX00b

10.0 PULSE WIDTH MODULATION (PWM) OUTPUTS

The PIC17C42 provides two high speed pulse-width modulation outputs on pins RB2/PWM1 and RB3/PWM2. Each PWM output has a maximum resolution of 10 bits. At 10 bit resolution, the PWM output frequency is 15.6 KHz (@ 16 MHz clock) and at 8 bit resolution the PWM output frequency is 62.5 KHz.

The user needs to set the PWM1ON control bit (bit 4, register TCON2) to enable the PWM1 output. Once the PWM1ON bit = '1', the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit. If PWM1ON = '0', then the pin behaves as a port pin and its direction is controlled by its data direction bit (bit2, DDRB). Similarly, the PWM2ON bit controls the configuration of the RB3/PWM2 pin.

The period of the PWM1 output is determined by timer1 (TMR1) and its period register (PR1). The period of the PWM2 output is determined by timer1 if control bit TM2PW2 = '0' (bit 5, register PW2DCL) or by timer2 if TM2PW2 = '1'.

Thus the PWM periods are:

$$t_{PWM1P} = \text{period of PWM1} = [(PR1) + 1] \times 4 \text{ tosc}$$

$$t_{PWM2P} = \text{period of PWM2} = [(PR1) + 1] \times 4 \text{ tosc}$$

$$\text{or } [(PR2) + 1] \times 4 \text{ tosc}$$

The duty cycle of PWM1 is determined by the 10 bit value DC1<9:0>. The upper 8 bits are from register PW1DCH (file 12, Bank 3) and the lower 2 bits are in register PW1DCL<1:0> (file 10, Bank 3). The PWM1 high time is as follows:

$$t_{PWM1H} = \text{PWM1 high time} = (DC1) \times \text{toscl}$$


where DC1 represents the 10 bit value from PW1DCH, PW1DCL concatenated.

If DC1 = 0, then the duty cycle is zero. If t_{PWM1H} is equal to or higher than t_{PWM1P} then the duty cycle is 100%.

Similarly, PWM2 high time, $t_{PWM2H} = (DC2) \times \text{toscl}$.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers they are stored in master latches. When TMR1 (or TMR2) overflows, and a new PWM period begins the master latch values are transferred to the slave latches.

FIGURE 10.0.1 - SIMPLIFIED PWM BLOCK DIAGRAM



Using external clock for PWM will also cause jitter in the 'duty cycle' as well as the 'period' of the PWM output. This is because external TCLK12 input is synchronized internally (sampled once per instruction cycle). Therefore, from the time TCLK12 changes to the time timer increments will vary by as much as Tcy (one instruction cycle). Therefore, both the high time and the period of the PWM output will have a jitter of $\pm Tcy$, unless the external clock is in sync with the processor clock. The latter is the case when TCLK12 input itself is generated by the PIC17C42 (e.g. one PWM output is feedback as TCLK12).

In general therefore, when using external clock reference for PWM, its frequency should be much smaller compared to fosc.

PWM interrupts: The PWM module makes use of timer1 or timer2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and is reset to zero. This interrupt, also marks the beginning of a PWM cycle. The user can write new duty cycle values before the next interrupt. The timer1 interrupt is latched into the TM1IR bit (bit4, PIR) and the timer2 interrupt is latched into the TM2IR bit (bit 5, PIR). These flags need to be cleared in software.

Using External clock: Timer1 or timer2, when used as the PWM time base, may be run off external clock only if the PWM output is being generated with 8 bit resolution or less. In this case, the PW1DCL and the PW2DCL registers must be kept at '0'. Any other value will distort the PWM output. Internal clock can be used for all

resolutions. The user should also note that the maximum attainable frequency is lower. Since the maximum possible external clock input frequency for a timer is $1/(T_c + 40)$ ns, (see AC specs) the PWM frequency at 8 bit resolution can be, at most, 13.47 KHz (@ 16 MHz osc clock).

Timer selection for PWM2: While PWM1 always runs based on TMR1, PWM2 can run off timer1 (if bit TM2PW2 = 0, bit 5, Register PW2DCL) or timer2 (if TM2PW2 = 1). Running two different PWM outputs on two different timers allow different PWM period.

Running both PWMs off timer1 allows the best utilization of resources. It frees timer2 to operate as an 8 bit timer/counter. Timer1 and timer2 can not be used as a 16 bit timer if either PWM is being used.

FIGURE 10.0.2 - PWM OUTPUT




Figure 10.0.1 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for a glitch free operation. Figure 10.0.2 shows how a glitch could occur if duty cycle registers are not double buffered.

Operating on duty cycle registers: For PW1DCH, PW1DCL, PW2DCH and PW2DCL registers, a write operation writes to the "master latches" while a read operation reads the "slave latches". As a result, the user may not read back what was just written to the duty cycle registers.

The user should also avoid any "read-modify-write" operations on these registers, such as: ADDWF PW1DCH, may not work as intended.

PIC17C42

10.1 Summary of PWM Registers

Register Name	Function	Address	Reset Value
TMR1	Timer/Counter 1	Bank 2, File 10h	XXXXXXXXb
TMR2	Timer/Counter 2	Bank 2, File 11h	XXXXXXXXb
PR1	Period Register 1	Bank 2, File 14h	XXXXXXXXb
PR2	Period Register 2	Bank 2, File 15h	XXXXXXXXb
TCON1	Timer/Capture/PWM Control Register 1	Bank 3, File 16h	00000000b
TCON2	Timer/Capture/PWM Control Register 2	Bank 3, File 17h	00000000b
PW1DCL	PWM1 duty cycle, lower 2 bits	Bank 3, File 10h	XX000000b
PW1DCH	PWM1 duty cycle, upper 8 bits	Bank 3, File 12h	XXXXXXXXb
PW2DCL	PWM2 duty cycle, lower 2 bits	Bank 3, File 11h	XX000000b
PW2DCH	PWM2 duty cycle, upper 8 bits	Bank 3, File 13h	XXXXXXXXb
PIR	Peripheral Interrupt Register	Bank 1, File 16h	00000010b
PIE	Peripheral Interrupt Enable	Bank 1, File 17h	00000000b
INTSTA (bit PEIE)	Interrupt Status Register	File 07h	00000000b
CPUSTA (bit GLINTD)	CPU Status Register	File 06h	0011XX00b

11.0 DEVELOPMENT SUPPORT

The PIC17C42 is supported with a full range of development tools as well as several support programs. These tools and support programs help the user design the PIC17C42 into his or her system easily and quickly. The user can take advantage of the variety of tools from evaluation stage to complex design debug phase. Time to market is significantly reduced by the easy-to-use, PC based tools. All the available and planned tools and programs are described in this section.

11.1 ASM-17 : PIC17C42 Cross Assembler

The ASM-17 is a powerful two pass relocatable assembler with advanced MACRO capabilities, high level construct support and source line debug support. It runs on any PC compatible platform. A host of assembler directives support conditional assembly, data area definition and initialization, outputting customized error messages, formatting listing file etc. Advanced MACRO processing capabilities include nesting of macros, conditional macro expansion and parameterized macros. High level constructs such as WHILE and IF-THEN-ELSE permit readable and efficient code writing. ANSIC style expressions and #define support further makes the assembler more like a high level language.

11.2 PRO MASTER™ Programmer

The PRO MASTER programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable V_{DD} and V_{PP} supplies which allows it to verify the PIC17C42 at V_{DD} min and V_{DD} max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program a part. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for duplicating a large number PIC17C42 for production.

In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of V_{DD} min, V_{DD} max and V_{PP} levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

11.3 PICMASTER™-17: High Performance Universal In-circuit Emulator System

The PICMASTER Universal In-Circuit Emulator System is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X and PIC17CXX families. This system currently supports the PIC16C54, PIC16C55, PIC16C56, PIC16C57 and PIC17C42 processors.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows® 3.1 environment, allowing the operator access to a wide range of supporting software and accessories.

Provided with the PICMASTER System is a high performance real-time In-Circuit Emulator, a microcontroller EPROM programmer unit, a macro assembler program, and a simulator program. Sample programs are provided to help quickly familiarize the user with the development system and the PIC17C42 microcontroller line.

Coupled with the user's choice of text editor, the system is ready for development of products containing any of Microchip's microcontroller products.

A "Quick Start" PIC17C42 Product Sample Pak containing user programmable parts is included for additional convenience.

Microchip provides additional customer support to developers through an electronic Bulletin Board System (EBBS). Customers have access to the latest updates in software as well as application source code examples. Consult your local sales representative for information on accessing the BBS system.

11.3.1 HOST SYSTEM REQUIREMENTS:

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.1 environment was chosen to best make these features available to you the end user. To properly take advantages of these features, PICMASTER requires installation on a system having the following minimum configuration:

- PC/AT compatible machine: 286, 386SX, 386DX, or 486 with ISA or EISA Bus.
- EGA, VGA, 8514/A, Hercules graphic card (EGA or higher recommended).
- MSDOS / PCDOS version 3.1 or greater.
- Microsoft Windows version 3.0 or greater operating in either standard or 386 enhanced mode).
- 1 Mbyte RAM (2 Mbytes recommended).
- One 5.25" floppy disk drive.
- Approximately 10 Mbytes of hard disk (1 Mbyte required for PICMASTER, remainder for Windows 3.0 system).
- One 8-bit PCAT (ISA) I/O expansion slot (half size)
- Microsoft® mouse or compatible (highly recommended).

11.3.2 EMULATOR SYSTEM COMPONENTS:

The PICMASTER Emulator Universal System consists primarily of 4 major components:

- **Host-Interface Card:** The PC Host Interface Card connects the emulator system to an IBM PC compatible system. This high-speed parallel interface requires a single half-size standard AT / ISA slot in the host system. A 37-conductor cable connects the interface card to the external Emulator Control Pod.
- **Emulator Control Pod:** The Emulator Control Pod contains all emulation and control logic common to all microcontroller devices. Emulation memory, trace memory, event and cycle timers, and trace/breakpoint logic are contained here. The Pod controls and interfaces to an interchangeable target-specific emulator probe via a 14" precision ribbon cable.
- **Target-specific Emulator Probe:** A probe specific to microcontroller family to be emulated is installed on the ribbon cable coming from the control pod. This probe configures the universal system for emulation of a specific microcontroller. Currently, the 16C5x family, and the new PIC17C42 microcontrollers are supported. Future microcontroller probes will be available as they are released.

PIC17C42

- PC Host Emulation Control Software:** Host software necessary to control and provide a working user interface is the last major component of the system. The emulation software runs in the Windows 3.0 environment, and provides the user with full display, alter, and control of the system under emulation. The Control Software is also universal to all microcontroller families.

The Windows 3.1 System is a multitasking operating system which will allow the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.1, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.1, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16C5x processor and a PIC17Cxx processor).

FIGURE 11.3.1 - PICMASTER-17 DEVELOPMENT SYSTEM



FIGURE 11.3.2 - PICMASTER-17 DEVELOPMENT SYSTEM BLOCK DIAGRAM





FIGURE 11.3.3 - SAMPLE SCREEN LAYOUT FOR PICMASTER-17



11.4 Ordering Development Tools

The development tools are packaged as comprehensive systems for your convenience. Their description and planned availability dates are as follows:

System	Description	Available
PICMASTER-17	Includes: ASM-17 PRO MASTER PICMASTER PIC17C42 personality module manuals	Now
PRO MASTER™	Includes: PRO MASTER programmer DIP socket module manuals	Now

11.5 Application and Technical Support

Microchip Technology has a number of sales offices in U.S., Europe, and Asia with highly trained Field Applications Engineers to give you prompt, hands on technical support. Please refer to the back cover page for the sales office and its number nearest to you. In addition, factory technical staff will be glad to help you over the phone (800-437-2767 or 602-786-7200, Chandler, AZ, U.S.A). Application notes and software routines are being made available to give you a jump-start in your system development. These are usually available in printed as well as electronic format.

11.6 Programming Support

The OTP microcontroller provides excellent time-to-market. It offers quick development, over-night code changes and easy to manage inventory. To support your programming needs Microchip offers various options.

11.6.1 PROTOTYPE PROGRAMMING

Prototype programming can be done using the PRO MASTER programmer.

11.6.2 PRODUCTION VOLUME PROGRAMMING

High volume programming for production can be done using the PRO MASTER programmer. Microchip is working with industry leading programming companies to support the PIC17C42 on their programmers. Our low end 8-bit microcontroller family, the PIC16CXX, is now supported by DATA I/O, Logical Devices, BP Microsystems, Baradine and Stag most of which support handlers. Microchip is working to develop a similar level of support for the PIC17CXX family of products.

11.6.3 FACTORY PROGRAMMING

High volume factory programming (QTP) is an available service from Microchip Technology. A small price adder and a minimum quantity requirement apply.

11.6.4 DISTRIBUTOR PROGRAMMING SUPPORT

Some of our distributors will support your programming needs. Please contact your distributor for price and volume requirements.



12.0 ELECTRICAL CHARACTERISTICS

12.1 ABSOLUTE MAXIMUM RATINGS

Maximum temperatures

Ambient temperature under bias -55°C to 125°C
Storage temperature -65°C to 150°C

Maximum voltages

V_{DD} to V_{SS} 0V to +7.5V
MCLR to V_{SS} -0.6V to 12V
RA2 and RA3 to V_{SS} -0.6V to 12V
Any pin with respect to V_{SS} -0.6V to V_{DD}+0.6V
(except V_{DD}, MCLR, RA2, RA3)

Maximum currents

Into V_{DD} pin(s) total 150 mA
Out of all V_{SS} pins total 150 mA
Into any pin when configured as output
(except RA2, RA3) 35 mA

Into RA2, RA3 when configured as output 60 mA
Out of any pin when configured as output 20 mA
Into any pin when configured as input ±500 μA

Maximum power dissipation

Total power dissipation 1W

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. **This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied.** Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 1 W for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{oh}\} + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

2. Voltage spikes below V_{SS} at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to V_{SS}.

12.2 DC CHARACTERISTICS

Operating Conditions: 4.5V ≤VDD ≤5.5V, -40°C ≤TA ≤85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Conditions
Supply voltages and currents						
Supply Voltage	VDD	4.5	5.0	5.5	V	
Supply Current (note 1)	IDD1	-	3	6	mA	VDD=5.5V, freq=4MHz
	IDD2	-	95	-	µA	VDD=4.5V, freq=32KHz
	IDD3	-	6	12	mA	VDD=5.5V, freq=8MHz
	IDD4	-	11	24	mA	VDD=5.5V, freq=16MHz
Standby current (notes 2,3)	IDDS1	-	30	50	µA	VDD=4.5V, WDT on
	IDDS2	-	60	100	µA	VDD=5.5V, WDT on
	IDDS3	-	15	25	µA	VDD=4.5V, WDT off
	IDDS4	-	30	50	µA	VDD=5.5V, WDT off
Programming voltage	VPP	11.5	11.75	12.0	V	
Input voltage levels & hysteresis						
All inputs except C, D and E ports (Schmitt trigger inputs) including OSC1 (EC, RC modes)	Vil1	-	-	0.2VDD	V	
	Vih1	0.8VDD	-	-	V	
	Vhys1	0.15VDD	-	-	V	
	Vil2	-	-	0.8	V	
Ports C, D and E (TTL input)	Vih2	2.0	-	-	V	
	Vil3	-	-	0.2VDD	V	
	Vih3	0.8VDD	-	-	V	
Input leakage current						
All pins except MCLR, RA2, RA3	Iil1	-	-	±1	µA	VSS ≤ VPIN ≤ VDD (note 4)
MCLR pin	Iil2	-	-	±2	µA	VSS ≤ VMCLR ≤ VDD
RA2, RA3 pin	Iil3	-	-	±2	µA	VSS ≤ VRA2, VRA3 ≤ 12V
MCLR pin	Iil4	-	-	10	µA	VMCLR = VPP (note 5)
Pin capacitance						
All pins except MCLR, VDD, VSS	Cin	-	10*	-	pF	
MCLR	Cmclr	-	20*	-	pF	
Output voltage levels						
RA2, RA3 (open collector)	Voh1	-	-	12.0	V	(note 6)
	Vol1	-	-	3.0	V	Iol1 = 60 mA, VDD = 5.5V
PORT C, D & E (TTL)	Voh2	2.4	-	-	V	Ioh2 = -6 mA, VDD = 4.5V
	Vol2	-	-	0.4	V	Iol2 = 6 mA, VDD = 4.5V
OSC2/CLKOUT (RC & EC modes)	Voh3	2.4	-	-	V	Ioh3 = -5 mA, VDD = 4.5V
	Vol3	-	-	0.4	V	Iol3 = 3 mA, VDD = 4.5V
	Voh4	0.9VDD	-	-	V	Ioh4 = -2 mA
All Outputs except OSC2 (including C, D and E ports)	Vol4	-	-	0.1VDD	V	Iol4 = 4 mA
Weak pull-up current (PortB)	Ipu	60	100	250	µA	Pull-up active, VPIN = VSS
RAM retention voltage	Vram	1.5*	-	-	V	

- †: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- *: Guaranteed by characterization and not tested.
- ** : Guaranteed by Design.

- NOTE 1: Supply current is measured with PIC17C42 executing code (from internal test EPROM which is same as microcomputer mode) with all port pins configured as input and forced to VDD or VSS. External clock (rail to rail) is used. The user should note the following:
- a) The code executed from test memory attempts to exercise the chip to make more realistic measurements of IDD (rather than in reset). However, depending on user's code, the current will vary.
 - b) The user needs to add the current consumed by output drivers driving external capacitive or resistive load. For capacitive loads, this can be estimated for an individual output pin as: (C_L · VDD) · f where C_L = total capacitive load, f = average frequency with which the pin switches.
The current due to external capacitance load switching is most significant during external execution.
 - c) The current consumed by the oscillator circuit needs to be considered as well. This will be especially significant for RC oscillator, where the current through the external pull up resistor can be estimated as: VDD/(2R)
- NOTE 2: Standby current is measured under the following conditions: Part in SLEEP, MCLR = VDD, OSC1 and OSC2 pins driven or left floating (makes no difference). All port pins configured as input and tied to VSS or VDD. Standby current is not affected by oscillator type.
- NOTE 3: WDT off implies fuses FWDT1 = FWDT0 = 0 which configures the WDT as a normal timer that shuts off during SLEEP. WDT on implies that the WDT is configured as a watchdog timer (FWDT1, FWDT0 = 01, 10 or 11) which continues to run during SLEEP.
- NOTE 4: With any weak pull-up disabled.
- NOTE 5: When not programming
- NOTE 6: RA2 and RA3 are open collector outputs that will pull-up to externally applied voltage (through resistor pull-ups). Maximum allowable VOH = 12V.



12.3 AC CHARACTERISTICS

12.3.1 AC Characteristics: OSC/Reset/System bus

Operating Conditions: 4.5V ≤ VDD ≤ 5.5V, -40°C ≤ TA ≤ 85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Comments
Input clock and oscillator frequencies						
Oscillator frequency	FoscLf Foscxt	DC 0.2	- -	200 16	KHz MHz	LF osc mode XT osc mode
RC mode frequency	Foscrc	DC	-	4	MHz	RC osc mode
Recommended limits:	R C	2 20	- -	50 1000	Kohm pF	
External clock in frequency	Fextck	DC	-	16	MHz	EC mode (external clock)
Instruction cycle time	Tcy	-	4/Fosc	-	ns	Fosc = osc/clock-in frequency
Clock-in (OSC1) high or low time	TckHL	15*	-	-	ns	For external clock input in XT, LF or EC mode.
Clock-in (OSC1) rise or fall time	TckRF	-	-	15*	ns	For external clock input in XT, LF or EC mode.
Reset timing						
MCLR pulse width	tmcL	100*	-	-	ns	
MCLR ↓ to AD<15:0> high impedance	tmcL2adZ	-	-	50*	ns	
WDT, OST, PWRT and POR timings						
WDT period	twdt	-	20*	-	ms	Prescale = 1
Power up timer period	tpWRT	-	80*	-	ms	
Oscillator start-up timer (OST) period	tOST	-	1024 tOSC**	-	ns	tOSC = oscillator period
VDD rise time for POR to function properly	tVDRP	-	-	80*	ms	Time for VDD to rise from 0V to 4.5V (Note 1)
VDD start voltage to guarantee power on reset	VPOR	-	VSS*	-	V	See section 4.4 for details
System bus timings						
Address out valid to ALE ↓ (address setup time)	tadV2alL	0.25 Tcy-30	-	-	ns	with 100 pF load on all address/data and control (ALE,OE,WR) pins.
ALE ↓ to address out invalid (address hold time)	talL2adI	5	-	-	ns	
AD <15:0> high impedance to OE ↓	tadZ2oeL	0	-	-	ns	
OE ↑ to AD<15:0> driven	toeH2adD	0.25 Tcy-15	-	-	ns	
Data in valid before OE ↑ (data setup time)	tadV2oeH	30	-	-	ns	
OE ↑ to data in invalid (data hold time)	toeH2adI	0	-	-	ns	
Data out valid to WR ↓ (data setup time)	tadV2wrL	0.25 Tcy-40	-	-	ns	
WR ↑ to data out invalid (data hold time)	twrH2adI	5	-	-	ns	
ALE pulse width	talH	-	0.25 Tcy**	-	ns	
OE pulse width	toeL	0.5 Tcy-25**	-	-	ns	
WR pulse width	twrL	-	0.25 Tcy**	-	ns	
ALE ↑ to ALE ↑ (cycle time)	talH2alH	-	Tcy**	-	ns	
Capacitive load on output pins						
OSC2	Cload1	-	-	25	pF	(note 2)
ALE, WR, OE and AD<15:0>	Cload2	-	-	100	pF	(note 3)
All other pins, including C, D, E ports (when used as port)	Cload3	-	-	50	pF	(note 3)

See footnotes on next page.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

*: Guaranteed by characterization

** : Guaranteed by design

NOTE 1: VDD must start from 0V for Power on reset to function properly. VDD rise time can be longer but then external POR circuitry will be required.

NOTE 2: In EC and RC oscillator modes when OSC2 pin is outputting CLKOUT, or in XT or LP mode when external clock is driven into OSC1 pin.

NOTE 3: All AC specs are valid for these capacitive loadings

12.3.2 AC Characteristics: Serial Port

Operating Conditions: 4.5V ≤VDD ≤5.5V, -40°C ≤TA ≤85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Comments
SYNC XMIT (MASTER & SLAVE)						
Clock high to data out valid	tckH2dtV	-	-	50	ns	
Clock out rise time and fall time (Master Mode)	tckrf	-	-	25	ns	
Data out rise time and fall time	tdtrf	-	-	25	ns	
SYNC RCV (MASTER & SLAVE)						
Data in valid before CK ↓ (DT setup time)	tdtV2ckL	15	-	-	ns	
Data in invalid after CD ↓ (DT hold time)	tckL2dtl	15	-	-	ns	

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

12.3.3 AC Characteristics: I/O Port

Operating Conditions: 4.5V ≤VDD ≤5.5V, -40°C ≤TA ≤85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Comments
CLKOUT ↑ to Port out valid	tckH2rxV	-	-	0.5Tcy+20	ns	note 1
Port A, B, C, D, E in valid before CLKOUT ↑ (RC and EC mode)	trxV2ckH	0.25 Tcy+25	-	-	ns	

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTE 1: Timings are valid for a maximum of 50pF total capacitive load on the port pins, and CLKOUT pin.



12.3.4 AC Characteristics: RTCC & INT

Operating Conditions: 4.5V ≤ VDD ≤ 5.5V, -40°C ≤ TA ≤ 85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Comments
<u>RTCC in ext clock, prescale = 1</u>						
RT clock input high time	trtH1	0.5 Tcy+20**	-	-	ns	
RT clock input low time	trtL1	0.5 Tcy+20**	-	-	ns	
<u>RTCC in ext clock, prescale > 1</u>						
RT clock input high time	trtH2	10*	-	-	ns	
RT clock input low time	trtH2	10*	-	-	ns	
RT clock input period	trtP	-	$\frac{Tcy+40**}{N}$	-	ns	N = prescale value (2,4,8,.....,256)
<u>RT and INT interrupt input</u>						
RT and INT input high time	triH	25*	-	-	ns	
RT and INT input low time	triL	25*	-	-	ns	

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

* Guaranteed by characterization

** Guaranteed by design and characterization

12.3.5 AC Characteristics: Timer1, Timer2, Timer3, Capture and PWM

Operating Conditions: 4.5V ≤ VDD ≤ 5.5V, -40°C ≤ TA ≤ 85°C unless otherwise stated.

Characteristic	Symbol	Min	Typ†	Max	Unit	Comments
<u>Timer1, Timer2, Timer3</u>						
Input clock high time on pins TCLK12, TCLK3	tcH	0.5Tcy+20**	-	-	ns	
Input clock low time on pins TCLK12, TCLK3	tcL	0.5Tcy+20**	-	-	ns	
<u>Capture1, Capture2</u>						
Input high time on RB0/CAP1, RB1/CAP2	tcpH	10*	-	-	ns	
Input low time on RB0/CAP1, RB1/CAP2	tcpL	10*	-	-	ns	
Input period on RB0/CAP1, RB1/CAP2	tcpL	$\frac{2 Tcy **}{N}$	-	-	ns	where N=capture prescale (1, 4, 16)

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

* Guaranteed by characterization

12.3.6 AC TEST LOAD AND TIMING CONDITIONS

FIGURE 12.3.6.1 - INPUT LEVEL CONDITIONS




FIGURE 12.3.6.2 - OUTPUT LEVEL CONDITIONS





FIGURE 12.3.6.3 - LOAD CONDITIONS



12.4 TIMING DIAGRAMS

FIGURE 12.4.1 - TIMING DIAGRAM - EXTERNAL PROGRAM MEMORY READ




FIGURE 12.4.2 - TIMING DIAGRAM - EXTERNAL PROGRAM MEMORY WRITE





FIGURE 12.4.3 - TIMING DIAGRAM - INTERRUPT TIMING



PIC17C42

FIGURE 12.4.4 - RESET TIMING




FIGURE 12.4.5 - TABLRD TIMING






FIGURE 12.4.6 - TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



2

FIGURE 12.4.7 - TABLWT TIMING



PIC17C42

FIGURE 12.4.8 - TABLWT TIMING (CONSECUTIVE TABLWT INSTRUCTIONS)




FIGURE 12.4.9 - SLEEP/WAKE-UP THROUGH INT (LF, XT MODES)





FIGURE 12.4.10 - SLEEP/WAKE-UP THROUGH INT (RC MODE)



2

FIGURE 12.4.11 - SYNCHRONOUS TRANSMISSION (MASTER/SLAVE)




FIGURE 12.4.12 - SYNCHRONOUS RECEIVE (MASTER/SLAVE)






FIGURE 12.4.13 - I/O PORT INPUT/OUTPUT TIMING (PORTA, PORTB)



PIC17C42

13.0 PACKAGING INFORMATION


13.1 Package Type: 40-Lead Ceramic Cerdip Dual In-line with Window (.600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699	Ref. A3	0.150	0.185	Ref. A3
A3	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	16.002	Reference	0.590	0.630	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

13.0 PACKAGING INFORMATION (CONT.)

13.2 Package Type: 40-Lead Plastic Dual In-line (.600 mil)




Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min		Notes	Min	Max	Notes
α	0°			0°	10°	
A	—			—	0.200	
A1	0.381			0.015	—	
A2	3.175			0.125	0.160	
B	0.356			0.014	0.022	
B1	1.270		Typical	0.050	0.070	Typical
C	0.2032		Typical	0.008	0.015	Typical
D	51.181			2.015	2.055	
D1	48.260		Reference	1.900	1.900	Reference
E	15.240			0.600	0.625	
E1	13.462			0.530	0.550	
e1	2.489		Typical	0.098	0.102	Typical
eA	15.240		Reference	0.600	0.600	Reference
eB	15.240			0.600	0.680	
L	2.921			0.115	0.145	
N	40			40	40	
S	1.270			0.050	—	
S1	0.508			0.020	—	

PIC17C42

13.0 PACKAGING INFORMATION (CONT.)

13.3 Package Type: 44-Lead Plastic Leaded Chip Carrier (Square)




Package Group: Plastic Leaded Chip Carrier (PLCC)

Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.572		0.165	0.180	
A ₁	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D ₁	16.510	16.662		0.650	0.656	
D ₂	15.494	16.002		0.610	0.630	
D ₃	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E ₁	16.510	16.662		0.650	0.656	
E ₂	15.494	16.002		0.610	0.630	
E ₃	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
CP	-	0.1016		-	0.004	
LT	0.203	0.381		0.008	0.015	

13.0 PACKAGING INFORMATION (CONT.)

13.4 Package Type: **44-Lead Metric Plastic Quad Fine Pitch (MQFP 10x10mm Body 1.6/.015mm Lead Form)**



2

Package Group: Plastic MQFP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
A	2.00	2.35		0.0787	0.0925	
A ₁	0.05	0.25		0.0019	0.0098	
A ₂	1.95	2.10		0.768	0.0827	
b	0.30	0.45		0.0118	0.0177	
b ₁	0.30	0.40		0.0118	0.0157	
D	12.95	13.45		0.510	0.530	
D ₁	9.90	10.10	Typical	0.390	0.398	Typical
D ₃	8.00	8.00		0.315	0.315	
E	12.95	13.45		0.510	0.530	
E ₁	9.90	10.10		0.390	0.398	
E ₃	8.00	8.00		.315	.315	
e	0.80	0.80		.0314	.0314	
L	0.65	0.95		.0256	.0374	
N	44	44		44	44	
Z _E	1.00	1.00		.0394	.0394	

(Notes on following page)

Symbol List for Metric Plastic Quad Flat Pack Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A_1	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

Notes

1. All dimensioning and tolerancing conform to ANSI Y14, BM-1582.
2. Datum Plane $-H-$ is located at bottom of hold parting line and coincident with bottom of lead, where lead exits body.
3. Datums $-A-B-$ and $-D-$ to be determined at Datum plane $-H-$.
4. To be determined at seating plane $-C-$.
5. Dimensions D1 and E1 do not include hold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 do not include hold mismatch and are determined at Datum Plane $-H-$.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. These dimensions to be determined at Datum plane $-H-$.
8. All dimensions in millimeters.
9. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot.
10. Exact shape of this feature is optional.
11. N is the number of leads.
12. Controlling parameters: millimeters
13. All packages are gull wing lead form.

CONNECTING TO MICROCHIP BBS

Connect world wide to the Microchip BBS using the Compuserve communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use Compuserve membership services, therefore **you do not need Compuserve membership to join Microchip's BBS.**

The procedure to connect will vary slightly from country to country. Please check with your local Compuserve agent for details if you have a problem. Compuserve services allows multiple users at baud rates up to 9600.

To connect:


1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal Compuserve setting which is 7E1.
2. Dial your local Compuserve phone number.
3. Type **<ENTER>** and a garbage string will appear because Compuserve is expecting a 7E1 setting.
4. Type **+ <ENTER>** and `Host Name:` will appear.
5. Type **MCHIPBBS<ENTER>** and you will be connected to the Microchip BBS.

In the United States, to find Compuserve's phone number closest to you set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600 baud connection. If you are dialing from overseas, you may call (614) 457-1550 for voice information on your local Compuserve number. After the system responds with `Host Name:`, type **NETWORK<ENTER>** and follow Compuserve's directions.

PIC17C42

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



SECTION 3

8-BIT MICROCONTROLLER PROGRAMMING SPECIFICATIONS

3

PIC16C5X	PIC16C5X EPROM Programming Specification	3- 1
PIC16C71	PIC16C71 EPROM Programming Specification	3- 13
PIC16C84	PIC16C84 EEPROM Programming Specification	3- 25
PIC17C42	PIC17C42 EPROM Programming Specification	3- 37
SQTP	Serialized Quick Turn Programming Specification	3- 49

PIC16C5X EPROM Memory Programming Specification

1.0 INTRODUCTION

1.1 Overview


The PIC16C5X Series is a family of single-chip CMOS microcontrollers with on-chip EPROM for program storage.

Due to the special architecture of these microcontrollers (12-bit wide instruction word) and the low pin counts (starting at 18 pins), the EPROM programming methodology is different from that of standard (byte-wide) EPROMs (e.g., 27C256, etc.) or other EPROM-based microcontrollers.

The PIC16C5x Series can be programmed by applying the 12-bit wide data word to the 12 available I/O pins while the address is generated by the on-chip Program Counter. The MCLR pin provides the programming supply voltage (V_{PP}) and serves also as a general test mode enable pin. Programming/verify chip enable is controlled by the RTCC pin while the OSC1 pin controls the Program Counter.

This document describes all the programming details of the PIC16C5X Series and the requirements for programming equipment to be used from programming prototypes in the engineering lab up to high volume programming on the factory floor.

FIGURE 1.1.1 - PIN CONFIGURATIONS



3

TABLE 1.1.2 - PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16C54/56, PIC16C55/57

Pin Name	During Programming		
	Pin Name	Pin Type	Pin Description
RTCC	PROG/VER	I	Program pulse input/verify pulse input
RA0 - RA3	D0 - D3	I/O	Data input/output
RB0 - RB7	D4 - D11	I/O	Data input/output
OSC1	INCPC	I	Increment Program Counter input
MCLR	V _{PP}	P	Programming power
V _{DD}	V _{DD}	P	Power supply
V _{SS}	V _{SS}	P	Ground

Legend: I = Input, O = Output, P = Power

PIC16C5X Programming Specification

2.0 PROGRAM/VERIFY MODES

The PIC16C5X Series uses the internal Program Counter (PC) to generate the EPROM address. VPP is supplied through the MCLR pin.

The RTCC pin acts as chip enable, alternating between programming and verifying.

The OSC1 pin is used for verifying and incrementing the PC.

Data is applied to, or can be read on Port A and Port B (MSB on RB7, LSB on RA0).

The programming/verify mode is entered by raising the level on the MCLR pin from VIL to VIH (= VPP) while the RTCC pin is held at VIH and the OSC1 pin is held at VIL.

The Program Counter has now the value "FFFh", because MCLR was at VIL before. This condition selects the configuration EPROM as the very first EPROM location to be accessed after entering the program/verify mode.

Incrementing the PC once (by pulsing the OSC1 pin) selects location "000h" of the regular program memory. Afterwards all other memory locations from 001h through 1FFh can be addressed by incrementing the PC.

If the Program Counter has reached the last address of the normal memory area (e.g. "1FFh" for the PIC16C54/55), and is incremented again, the on-chip TEST EPROM will be addressed. (See figure 2.3.2 to determine where the TEST EPROM is located for the various PIC16C5X devices).

2.1 Program/Verify without PC Increment

After entering the program/verify mode, pulsing the RTCC pin LOW programs the data present on Port A and Port B into the memory location selected by the Program Counter. The duration of the RTCC LOW time determines the length of the programming pulse.

Pulsing the RTCC pin LOW again without changing the signals on MCLR and OSC1 puts the contents of the selected memory location out on Port A and Port B for verification of a successful programming cycle. This verification pulse on RTCC can be much shorter than the programming pulse. If the programming was not successful, RTCC can be pulsed LOW again to apply another programming pulse, followed again by a shorter RTCC LOW pulse for another verification cycle.

This sequence can be repeated as many times as required until the programming was successful.

2.2 Verify with PC Increment

If a verification cycle shows that programming was successful, the Program Counter can be incremented by keeping the RTCC input at a HIGH level while pulsing the OSC1 input HIGH. When both, RTCC and OSC1, are HIGH, the contents of the selected memory location is put out on Ports A and B (= Verify). The falling edge of OSC1 will increment the Program Counter.

A fast VERIFY- ONLY with automatic increment of the PC can be performed by entering the program/verify mode as described above and then clocking the OSC1 input. If OSC1 is HIGH, the selected memory location is output on Ports A and B, while the falling edge of OSC1 will increment the Program Counter. Thus, the first memory location to be verified after entering the program/verify mode, is the configuration EPROM. The next location is 000h followed by 001h and so on. The program memory location "N" can be reached by generating "N + 1" falling edges on OSC1. When OSC1 is brought HIGH again, the contents of address "N" are output on Ports A and B as long as OSC1 stays HIGH.

2.3 Programming/Verifying Configuration Fuse

The configuration word, logically mapped at program memory location "FFFh", is physically separate from the user and TEST EPROM. The PC points to the configuration word after MCLR pin goes from LOW to VIH (HIGH). The configuration word can be programmed or verified using the techniques described in sections 2.1 and 2.2.

If PC is incremented, the next location it will point to is "000h" in user memory. Incrementing PC 4096 times will not allow the user to point to the configuration word. The only way to point to it again is to reset and re-enter program test mode.

2.4 Programming Method

The programming technique is described in the following section. It is designed to guarantee good programming margins. It does, however, require a variable power supply for Vcc.

2.4.1 PROGRAMMING METHOD DETAILS

Essentially, this technique includes the following steps:

- Step 1: Perform blank check at VDD = VDD min. Report failure as an erase problem. The device may not be properly erased.
- Step 2: Program location with pulses (100 μ s typically) and verify after each pulse at VDD = VDDP: where VDDP = VDD range required during programming (4.5 V - 5.5 V).

A. Programming condition:

VPP = 13.0 V to 13.25 V

VDD = VDDP = 4.5 V to 5.5 V

VPP must be \geq VDD + 7.5 V to keep "programming mode" active.

B. Verify condition:

$$V_{DD} = V_{DDP} = 4.5 \text{ V to } 5.5 \text{ V}$$

$$V_{PP} \geq V_{DD} + 7.5 \text{ V}$$

If location fails to program after "N" pulses, (suggested maximum program pulses of 25) then report error as a programming failure.

Step 3: Once location passes "Step 2", apply 3X overprogramming, i.e., apply three times the number of pulses that were required to program the location. This will guarantee a solid margin. The overprogramming should be made "software programmable" for easy updates.

Step 4: Program all locations.

Step 5: Verify all locations (using speed verify mode) at $V_{DD} = V_{DD \text{ min.}}$

Step 6: Verify all locations at $V_{DD} = V_{DD \text{ max.}}$

$V_{DD \text{ min.}}$ is the minimum operating voltage spec. for the part. $V_{DD \text{ max.}}$ is the maximum operating voltage spec. for the part.

2.4.2 SYSTEM REQUIREMENTS

Clearly to implement this technique, the most stringent requirements will be that of the power supplies:

V_{PP}: V_{PP} can be a fixed 13.0 V to 13.25 V supply. It must not exceed 14.0 V to avoid damage to the pin and should be current limited to approximately 30 mA. **To avoid latchup on the MCLR/V_{PP} pin, the V_{PP} power supply must have 50 Ω to 100 Ω impedance. If not, an external resistance is recommended.**

V_{DD}: 2.0 V to 6.5 V with 0.25 V granularity. Since this method calls for verification at different V_{DD} values, a programmable V_{DD} power supply is needed.

Current Requirement: 40 mA maximum

Microchip may release PICs in the future with different V_{DD} ranges which make it necessary to have a programmable V_{DD} .

It is important to verify an EPROM at the voltages specified in this method to remain consistent with Microchip's test screening. For example, a PIC16C5X specified for 4.5 V to 5.5 V should be tested for proper programming from 4.5 V to 5.5 V. **Any programmer not meeting the programmable V_{DD} requirement and the verify at $V_{DD \text{ max}}$ and $V_{DD \text{ min}}$ requirement may only be classified as "prototype" or "development" programmer but not a production programmer.**

2.4.3 SOFTWARE REQUIREMENTS

Certain parameters should be programmable (and therefore easily modified) for easy upgrade.

A. Pulse width, current value 100 μ s.

B. Maximum number of pulses, current limit 25.

C. Number of over-programming pulses: should be = $(A \cdot N) + B$, where N = number of pulses required in regular programming. In our current algorithm A = 3, B = 0.

2.5 Programming Pulse Width

Normal EPROM Cells

When programming one word of EPROM (program memory and TEST EPROM) a programming pulse width (TPW) of 100 microseconds is recommended.

The maximum number of programming attempts can be limited to 25 per word.

After the first successful verify, the same location should be over-programmed with 3X over-programming.

Configuration Fuses

The configuration fuses for oscillator selection, WDT (watchdog timer) disable and code protection, require a programming pulse width (TPWF) of 10 milliseconds. A series of 100 μ s pulses is preferred over a single 10 ms pulse.

2.6 Special Memory Locations

On top of the normal EPROM section for program storage is a special EPROM area available, called the TEST EPROM. Depending on the PIC16C5X device type, this TEST EPROM can be of different size and located at different start locations. Please refer to Figure 2.3.2 for information about the TEST EPROM start address for a particular device.

For the PIC16C54/55, the TEST EPROM consists of 64 extra words (12-bit wide) which reside on top of the 512 word program memory, starting at address location 200h and ending at location 23Fh.


For the PIC16C56, the TEST EPROM is 64 words as well, starting at location 400h to 43Fh.

For the PIC16C57, the 64 TEST EPROM locations are between addresses 800h and 83Fh.

The TEST EPROM is only enabled if the device is in a test or programming/verify mode. Thus, in normal operation mode only the memory location 000h to NNNh will be accessed and the Program Counter will just roll over from address NNNh to 000h when incremented.


PIC16C5X Programming Specification

FIGURE 2.3.1 - PROGRAMMING METHOD



PIC16C5X Programming Specification

FIGURE 2.6.2 - PIC16C5X SERIES PROGRAM MEMORY MAP IN PROGRAM/VERIFY MODE



The configuration EPROM can only be accessed immediately after MCLR going from V_{IL} to V_{HH} . The Program Counter will be set to all "1s" upon MCLR = V_{IL} . Thus it has the value "FFFh" when accessing the configuration EPROM. Incrementing the Program Counter once by pulsing OSC1 causes the Program Counter to roll over to all "0s". Incrementing the Program Counter 4K times after reset (MCLR = V_{IL}) does not allow access to the configuration EPROM.


2.6.1 CUSTOMER ID CODE LOCATIONS

Per definition, the first four words of the TEST EPROM (address TTT to TTT + 3) are reserved for customer use. Although all words in the TEST EPROM are 12 bits wide, it is recommended that the customer uses only the four lower order bits (bits 0 through 3) of each word and fills the eight higher order bits with "0s". This guarantees that these locations can be read correctly even when the code protection logic is activated (see Section 2.6 for details).

2.6.2 CONFIGURATION FUSES

The configuration word is the very first memory location which is accessed after entering the program/verify mode of the PIC16C5X. It contains the two fuses for the selection of the oscillator type, the watchdog timer enable fuse, and the code protection fuse. All other bits (4 through 11) are read as "1s" during a verify if the code protection fuse is not blown. If the code protection logic is activated, all bits 4 through 11 of the configuration EPROM are read as "0s" (see Section 3.4 for details).

FIGURE 2.6.2.1 - CONFIGURATION FUSE BIT MAP



PIC16C5X Programming Specification

FIGURE 2.6.2.2 - FUSE BITS FUNCTIONALITY

RA3 CP	RA2 WDTE	RA1 OT1	RA0 OT2	Function	Remarks
1	X	X	X	Memory Unprotected	Default
0	X	X	X	Memory Protected	Note
X	1	X	X	Watchdog Timer Enabled	Default
X	0	X	X	Watchdog Timer Disabled	Note
X	X	1	1	RC Oscillator	Default
X	X	1	0	HS - High Speed Crystal	
X	X	0	1	XT - Standard Crystal	
X	X	0	0	LP - Low Frequency Crystal	

Legend: 1 Erased (apply HIGH Level to I/O pin during program).
 0 Written (blown) (apply LOW Level to I/O pin during program).
 X Don't care.

One-Time-Programmable (OTP) devices may have the oscillator fuses "OT0" and "OT1" set by the factory and are tested accordingly. The packages are marked "PIC16C5XHS", "PIC16C5XXT", "PIC16C5XLP", or "PIC16C5XRC". Therefore, it is essential that the inputs RA0 and RA1 are held at "1s" when programming the "WDTE" and/or the "CP" bit of the configuration EPROM. Otherwise, the factory tested and selected oscillator configuration could be overwritten and the functionality of the device is not guaranteed any more.

2.7 Code Protection

The program code written into the EPROM can be protected by blowing the code protection fuse (bit "CP" in the configuration EPROM). If the code protection logic is activated, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. A location when read out will read as: 0000 0000 xxxx where xxxx is the XOR of the three nibbles. In addition, all memory locations starting at 040h and above are protected against programming. It is still possible to program locations 000h through 03Fh, the TEST EPROM (ID locations), and the configuration fuses. However, performing a verify (see Section 3.1) with activated code protection logic puts a 4-bit wide "checksum" out on Port A while the 8 bits of Port B are read as "0s". This "checksum" is computed in the following way:

The four high order bits of an instruction word are "XOR-ed" with the four middle and the four low order bits, and the result is transferred to Port A. All memory locations including the configuration and TEST EPROM are affected (see Notes 1 and 2).

This data scrambling scheme makes it impossible to reconstruct the program stored in the EPROM. However, a verify generates a unique sequence of "checksums" on Port A which allows a program identification for the authorized user.

The upper eight bits of the configuration EPROM are read as "0s" if the code protection bit is blown. Thus, the "checksum" will be identical to actual settings of the four configuration EPROM fuses.

A user may want to store an identification code (ID) in the TEST EPROM and still to be able to read this code after the code protection bit was blown. This is possible if the ID code is only four bits long per memory location, is located on a nibble boundary of the 12-bit word, and the remaining eight bits are all "0s".

Example: The Customer ID code "D1E2h" should be stored in the TEST EPROM locations 200-203 like this:

```
200: 0000 0000 1101
201: 0000 0000 0001
202: 0000 0000 1110
203: 0000 0000 0010
```

Reading these four memory locations with the code protection bit blown would still output on Port A the bit sequence "1101", "0001", "1110", "0010" which is "D1E2h".

2.7.1 PROGRAMMING LOCATIONS 0000H TO 003FH AFTER CODE PROTECTION

In a code protected part, these locations will program but will read back scrambled data. Therefore to program these locations correctly, the programmer must program one nibble at a time and verify the result. Remember that the scrambled data read out is:

```
0000 0000 xxxx
```

where xxxx is the XOR of the three nibbles.

PIC16C5X Programming Specification

2.8 Embedding Configuration Fuse and ID Information in the Hex File

To allow portability of code, a PIC16C5X programmer is required to read the fuse and ID locations from the hex file when loading the hex file. If fuse information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all fuse and ID information must be included. Fuse information should have the address of FFFh. ID locations are mapped at addresses described in section 2.6.1. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

3.1 DC Program Characteristics

TABLE 4 - DC CHARACTERISTICS (TA = +10°C to +40°C)

Characteristics	Symbol	Min	Typ	Max	Units	Conditions
Supply Voltage during programming	VDDP	4.5	5.0	5.5	V	
Supply Current (from VDD)	IDDP			25.0	mA	VDD = 5.0 V, FOSC1 = 5 MHz,
Supply Voltage during verify	VDDV	VDD min		VDD max		Note 1
Voltage on MCLR to Activate and stay in Program/Verify Modes	VHH1	VDD + 7.5		13.5	V	
Programming Voltage	VHH2	12.5		13.5	V	
Supply current from programming voltage source	IHH			50	mA	
Current into MCLR pin in Test Mode (except Program)	IHH1		0.1		mA	VHH = 12.5 V, VDD = 5.0 V
Current into MCLR pin during Programming (RTCC = 0)	IHH2		10.0	25.0	mA	VHH = 13.5 V, VDD = 6.0 V
Input Low Voltage Data Pins	VIL	VSS		0.2 VDD	V	VDD = 5.0 V
Input Low Voltage (MCLR, RTCC, OSC1 Pins)	VILmc	VSS		0.15 VDD	V	Note 2
Input High Voltage Data Pins	VIH	2.0		VDD	V	
Input High Voltage (RTCC, OSC1 Pins)	VIHrt	0.85 VDD	5.0	VDD	V	

Note 1: Device must be verified at minimum and maximum specified operating voltages.

Note 2: The programming voltage source (connected to MCLR pin) should have a minimum of 50Ω resistance.

PIC16C5X Programming Specification

3.2 AC Program and Test Mode Characteristics

TABLE 5 - AC CHARACTERISTICS (TA = +10°C to +40°C, VDD = 5.0 V)

Characteristics	Symbol	Min	Typ	Max	Units	Conditions
MCLR Rise Time	TR	0.15	1.0	1	μs	
MCLR Fall Time	TF	0.5	2.0	1	μs	
Program Mode Setup Time	TPS	1.0			μs	
Data Access Time	TACC			250	ns	
Data Setup Time	TDS	1.0			μs	
Data Hold Time	TDH	1.0			μs	
Output Enable Time	TOE	0		100	ns	
Output Disable Time	TOZ	0		100	ns	
Programming Pulse Width	TPW	10.0	100	1000	μs	Standard and TEST EPROM
Programming Pulse Width	TPWF		10000		μs	Configuration Fuses Only
Recovery Time	TRC	10.0			μs	
Frequency on OSC1	FOSC	DC		5	MHz	For Incrementing of the PC

PIC16C5X Programming Specification

3.3 Timing Diagrams

FIGURE 3.3.1 - PROGRAMMING AND VERIFY TIMING WAVEFORM





FIGURE 3.3.2 - SPEED VERIFY TIMING WAVEFORM



PIC16C5X Programming Specification

4.0 CHECKSUM COMPUTATION

4.1 Checksum

Read PIC16C5X memory and compute a checksum by simply adding up all memory locations from 000h to the maximum user address (e.g., 1FFh for the PIC16C54/C55). Checksum computation should not include the TEST EPROM and ID locations. The addition takes place "byte-wide". That is, the low byte of a 12-bit wide memory location is added to the high byte (with the upper four bits always "0"). Any carry bits exceeding 16 bits are neglected.

The configuration fuses must be included in the calculation using the following format:

x x x x x x x x c w o o

- x 1 if device is not protected
- x 0 if device is code protected
- c Code protection bit
- w Watchdog timer fuse
- o Oscillator selection fuse

Note that the TEST EPROM and ID locations must not be included in the calculation.

The value of "x" is automatically determined by the PIC16C5X device depending on the code protection bit.

Two "checksum" functions must be available:

- A. Compute checksum and display only.
- B. Compute checksum and program into PIC's Customer ID locations. If the checksum is, for example, "1234h", the ID locations have to be programmed:

ID0 = 001h
ID1 = 002h
ID2 = 003h
ID3 = 004h

5.0 PIC16C5X HEX DATA FORMATS

Assemblers for the PIC16C5X can produce PIC16C5X object files in various formats. A PIC16C5X programmer must be able to accept and send data in at least one of following formats. The 8-bit merged (INHX8M) format is preferred.

5.1 8-Bit Split Intellec Hex Format (INHX8S)

This format will be output by the assembler if the INHX8S option is used with the LIST F directive or with the 'f' option on the command line.

This format produces two 8-bit Hex files. One file will contain the address/data pairs for the high order 8 bits and the other file will contain the low order 8 bits. File extensions for the object code will be '.obl' and '.obh' for low and high order files respectively.

Example:

<filename>. OBL:

```
:0A000000000000000000000000000000F6
:0A000000000000000000000000000000F6
:1000190000284068A8E8C82868A989EA28086ABFAA
:10002900E0E82868BFE8C8080808034303E8E8FFDO
:03003900FFFF19AD
:00000001FF
```

Example:

<filename>. OBH:

```
:0A000000000000000000000000000000F6
:0A000000000000000000000000000000F6
:100019000000000000000000010101010102020202CA
:100029000202030303030304040404050607070883
:0300390008080AAA
:00000001FF
```

5.2 8-Bit Merged Intellec Hex Format (INHX8M)

This format will be output by the assembler if the INHX8M option is used with the LIST F directive or with the 'f' option on the command line.

This format produces one 8-bit Hex file with a low byte/high byte combination. Since each address can only contain 8 bits in this format, all addresses will be doubled. File extensions for the object code will be '.obj'.

This format is useful for transferring PIC16C5X series object code to third party EPROM programmers.

Example:

```
:0400100000000000EC
:100000000000000000000000000000000000000000000000F0
:0400100000000000EC
:100032000000280040006800A800E800C80028016D
:100042006801A9018901EA01280208026A02BF02C5
:10005200E002E80228036803BF03E803C8030804B8
:1000620008040804030443050306E807E807FF0839
:06007200FF08FF08190A57
:00000001FF
```

5.3 16-Bit Hex Format

This format will be output by the assembler if the INHX16 option is used with the "LIST F" directive or with the 'f' option on the command line.

This format produces one 16-bit Hex file. File extension for the object code will be '.obj'.

This format is particularly useful to send PIC16C5x Series object code to Microchip's proprietary "PICPRO" EPROM programmer.

Example:

```
:020008000000000000F6
:0800000000000000000000000000000000000000000000F8
:020008000000000000F6
:08001900000000280040006800A800E800C801288E
:08002100016801A9018901EA02280208026A02BFEE
:0800290002E002E80328036803BF03E803C80408E9
:080031000408040804030543060307E807E808FF72
:0300390008FF08FF0A1993
:00000001FF
```

5.4 8-Bit Word Format

Each data record begins with a nine character prefix and ends with a two character checksum. Each record has the following format:

```
:BBAAAATTHHHH....HHHCC
```

Where:

- BB Two digit hexadecimal byte count representing the number of data words that will appear on the line.
- AAAA Four digit hexadecimal address representing the starting address for the data record.
- TT Two digit record type that will always be '00' except for the end-of-file record which is set to '01'.
- HH Two digit hexadecimal data word.

- CC Two digit hexadecimal checksum that is the two's compliment of the sum of all preceding bytes in the record including the prefix.

5.5 16-Bit Word Format

The 16-bit word format is basically the same as the 8-bit word format. The only difference is that the hexadecimal data word is extended to four digits.

```
:BBAAAATTHHHHHHHH....HHHCC
```

Where:

- BB Two digit hexadecimal byte count representing the number of data words that will appear on the line. PICALC is limiting "BB" to "08" (Hex) to be compatible with PICPRO.
- AAAA Four digit hexadecimal address representing the starting address for the data record.
- TT Two digit record type that will always be "00" except for the end-of-file record which is set to "01".
- HHHH Four digit hexadecimal data word. For the PIC165x and PIC16C5x, the first Hex digit is always "0".
- cc Two digit hexadecimal checksum that is the two's compliment of the sum of all preceding bytes in the record including the prefix. Note that the four digit data word is treated as two bytes.

The format of each record (line) in the file is as follows:

```
{3,F}<count><symbol><value><marking>...<checksum>
```

Where:

The first digit is always '3' except for the last line which is 'F'. <count> is the number of symbols in the record (one digit).

<symbol> is the name of the symbol (six digits).

<value> is the hexadecimal value of the symbol (three digits). <marking> is a one character marking based on the symbols use:

- F = file
- K = literal
- L = label
- B = bit
- U = unused

<checksum> is the hexadecimal checksum (three digits).

PIC16C5X Programming Specification

PIC16C71 EPROM Memory Programming Specification

PROGRAMMING THE PIC16C71

The PIC16C71 is programmed using one of two methods, serial or parallel. The serial mode will allow the PIC16C71 to be programmed while in the users system. This allows for increased design flexibility. The parallel mode will provide faster programming as the data is loaded into the PIC16C71 with a greater throughput. Either mode may be selected at the start of the programming process.

Hardware Requirements

The PIC16C71 requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

Programming Mode

The programming mode for the PIC16C71 allows programming of user program memory, special locations used for ID, and the configuration fuses for the PIC16C71.

1.0 PROGRAM MODE ENTRY

TABLE 1.0 - TEST MODE SELECTION


RB7	RB6	RB5	RB4	Mode	Function
0	0	X	X	TMOD1	Program/verify

1.1 User Program Memory Map

The user memory space extends from 0000h to 1FFFh (8K), of which 1K (0000h - 03FFh) is physically implemented. In actual implementation the on-chip user program memory is accessed by the lower 10 bits of the PC, with the upper 3 bits of the PC ignored. Therefore if the PC is greater than 3FFh, it will wrap around and address a location within the physically implemented memory (see figure 1.1.1).

In programming mode the program memory space extends from 0000h to 3FFFh, with the first half (0000h-1FFFh) being user program memory and the second half (2000h-3FFFh) being configuration memory. The PC will increment from 0000h to 1FFFh to 2000h to 3FFFh and wrap around to 2000h (not to 0000h). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode (TMOD1), as described in section 1.2.

FIGURE A - PIN CONFIGURATION



In the configuration memory space, 2000h-207Fh are utilized. When in configuration memory, as in the user memory, the 2000h-23FFh segment is repeatedly accessed as PC exceeds 23FFh (see figure 1.1.1).

1.2 TMOD1: Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from V_{IL} to V_{IHH} (high voltage). RB5 and RB4 pins are don't care. Once in this mode the user program memory and the configuration memory can be accessed and programmed in either a serial or parallel fashion. The initial mode of operation is serial, and the memory that is accessed is the user program memory.

1.2.1 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled 6 times. Each command bit is latched on the falling edge of the clock with the least significant bit (lsb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1us between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output lsb first. Therefore, during a read operation the lsb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the lsb will be latched on the falling edge of the second cycle. A minimum 1us delay is also specified between consecutive commands.

PIC16C71 Programming Specification

FIGURE 1.1.1 - PROGRAM MEMORY MAPPING





TABLE 1.2.1.1 - COMMAND MAPPING (SERIAL OPERATION)

Command	Mapping (msb ... lsb)	Data
Load Configuration	0 0 0 0 0 0	0, data(14), 0
Load Data	0 0 0 0 1 0	0, data(14), 0
Read Data	0 0 0 1 0 0	0, data(14), 0
Increment Address	0 0 0 1 1 0	
Begin programming	0 0 1 0 0 0	
Enter Parallel Mode	0 0 1 0 1 0	
End Programming	0 0 1 1 1 0	

PIC16C71 Programming Specification

FIGURE 1.2.1.1 - PROGRAM FLOW CHART - PIC16C71 PROGRAM MEMORY



All commands are transmitted lsb first. Data words are also transmitted lsb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1µs is required between a command and a data word (or another command).

The commands that are available are:

1.2.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000 hex. By then applying 16 cycles to the clock pin, the chip will load 14 bits in as the "data word",


as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in figure 1.0. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (Vil).

1.2.1.2 Load Data

After receiving this command, the chip will load in 14 bits as a "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in figure 1.2.1.3.

PIC16C71 Programming Specification

FIGURE 1.2.1.2 - PROGRAM FLOW CHART - PIC16C71 CONFIGURATION MEMORY



1.2.1.3 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in figure 1.2.1.4.

1.2.1.4 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in figure 1.2.1.5.

1.2.1.5 Begin Programming

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100 μ s programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

PIC16C71 Programming Specification

FIGURE 1.2.1.3 - LOAD DATA COMMAND (SERIAL PROGRAM/VERIFY)




FIGURE 1.2.1.4 - READ DATA COMMAND (SERIAL PROGRAM/VERIFY)





FIGURE 1.2.1.5 - INCREMENT ADDRESS COMMAND (SERIAL PROGRAM/VERIFY)



1.2.1.6 Enter Parallel Mode

After receiving this command, the chip will accept commands and supply data in a parallel fashion. After parallel mode has been entered, serial operation can only be achieved by fully exiting the program/verify mode and re-entering. See 1.2.2 for details.

1.2.1.7 End Programming

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

PIC16C71 Programming Specification

1.2.2 PARALLEL OPERATING

After receiving the command 'Enter Parallel Mode', the circuitry will function in a parallel fashion. The function of pins RB6 and RB7 change during parallel operation, and it is also necessary to control several more pins to achieve the desired results. Since the memories in this device are 14 bits wide and there are only 12 I/O pins, it is necessary to transfer data into and out of the chip in two data words. These high and low data words are selected based upon the value of pin RB6 (RB6 = '1': high data word). In parallel mode, both the high and low segments of data input/output are 10-bit wide, making it possible to handle up to 20-bit data words. The need for 20-bit capability is because future versions of PIC16C71 may need to read/program data words larger than 14-bit.

For each 10-bit data-segment (high or low), RB0 is the lsb and RA3 is the msb. In PIC16C71, the lower 14 bits of the total 20-bit word is actually used. The upper six bits are don't care (see figure 1.2.2.1). The pin RB7 also has a new function in parallel operation and that is to indicate whether a command is being input or data is being transferred (RB7 = '1' - data transfer). Commands are input on pins RB<3:1> with the lsb applied to pin RB1. The clock pin during parallel operation is the RT pin. Data is again transmitted on the rising edge and latched on the falling edge of the clock. A minimum setup and hold time of 100ns with respect to the falling edge of the clock is again required. When entering a command RB7 must be held low for a minimum of 100ns after the falling edge of the clock. The commands which are available during parallel operation are shown in table 1.2.2.1.

A very important point to note in "parallel program/verify" operation is the function of the DATA/COMMAND pin (RB7). RB7 = 0 during RT pin pulsing indicates a command input, whereas RB7 = 1 indicates a data input. After every command, the RB7 pin must go high (for >100ns) to initiate execution of that command. This is necessary even if back to back commands are being executed without any data word in between.

**TABLE 1.2.2.1 - COMMAND MAPPING
(PARALLEL OPERATION)**

Command	Mapping (RB<3:1>)	Data
Load Configuration	0 0 0	Yes
Load Data	0 0 1	Yes
Read Data	0 1 0	Yes
Increment Address	0 1 1	No
Begin Programming	1 0 0	No
Enter Program-Compare Mode	1 1 0	No
End Programming	1 1 1	No

1.2.2.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000h pointing to the first location in the configuration memory. By then setting pin RB7 high and pin RB6 high, the upper 4 bits of the complete data word will be latched in on the falling edge of the RT pin. Setting pin RB6 low allows the lower 10 bits to be latched in, and then the entire data word can be programmed into the configuration memory.

Note: The data must be loaded high byte first and then low byte.

A description of the memory mapping schemes for normal operation and programming mode operation is shown in figure 1.0. After the configuration memory is entered, the only way to get back to the user program memory is by exiting the program/verify mode.

1.2.2.2 Load Data

After receiving this command, the RB7 pin is set high, and the data can then be latched into the chip. A timing diagram for the load data command is shown in figure 1.2.2.2.

1.2.2.3 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed on the second rising edge of the clock input after pin RB7 has been set high. When the clock is taken high for the second time after RB7 is set high, the clock must remain high until all of the data has been read out. The high or low data words can be accessed while the clock is high by setting RB6 high or low, respectively. The pins RA<3:0>, and RB<5:0> go into output mode on the second rising clock edge, and they will revert back to input mode (hi-impedance) when the clock is set low. A timing diagram of this command is shown in figure 1.2.2.3.

1.2.2.4 Increment Address

The PC is incremented when this command is received.

1.2.2.5 Begin Programming

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (configuration memory or user program memory) will begin after this command is received and decoded. The programming pulse is defined by RB7, and RB7 must remain high for the duration of the programming pulse time.

PIC16C71 Programming Specification

1.2.2.6 Enter Program-Compare Mode

After receiving this command, the data that has been latched into the shift register by a load command can be alternatively programmed into the memory and compared to the contents of the memory location currently accessed by pulsing the RT pin high. When in this mode, the RT pin ceases to act as a clock. A single bit compare output is provided to indicate whether the data has been successfully programmed into the memory ('1' - successful), and this value is output on pin OSC2. The comparison bit is transmitted on the rising edge and latched on the falling edge of every other RT pulse starting with the second RT pulse. In order to exit this

mode, it is necessary to pulse the OSC1 pin high, and this also increments the program counter. It is required to have a 1 μ s delay time before another command is entered to allow the high voltages time to decay. A timing diagram of this command is shown in figure 1.2.2.4.

1.2.2.7 End Programming

After receiving this command, the chip stops programming the memory (test program memory or user program memory) that it was programming at the time. It is required to have a 1 μ s delay time before another command is entered to allow the high voltages time to decay.

FIGURE 1.2.2.1 - DATA IN/OUT FORMAT





FIGURE 1.2.2.2 - LOAD DATA COMMAND (PARALLEL PROGRAM/VERIFY)



PIC16C71 Programming Specification

FIGURE 1.2.2.3 - READ DATA COMMAND (PARALLEL PROGRAM/VERIFY)





FIGURE 1.2.2.4 - ENTER PROGRAM - COMPARE MODE



PIC16C71 Programming Specification

1.4 AC/DC Timing Requirements for Program/Verify Mode

AC/DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
		Operating temperature	+10°C ≤ TA ≤ +40°C, unless otherwise stated			
		Operating voltage	4.5V ≤ VDD ≤ 5.5V, unless otherwise stated			
Characteristic	Sym	Min	Typ	Max	Units	Conditions
General						
Supply voltage during programming	VDDP	4.5	5.0	5.5	V	
Supply voltage during verify	VDDV	VDD min.		VDD max.	V	Note 1
Supply current (from VDD) during programming	IDDP			20	mA	
Programming supply current (from VPP)	IPP			50	mA	
High voltage on MCLR	VIHH	12		14.0	V	
MCLR rise time (VSS to VIH) for test mode entry	tvHHR			1.0	µs	
(RB6, RB7) input high level	VIH1	0.8 VDD			V	Schmitt trigger input
(RB6, RB7) input low level	VIL1	0.2 VDD			V	Schmitt trigger input
RB<7:2> setup time before MCLR↑ (test mode selection pattern setup time)	tset0	100			ns	
RB<7:2> hold time after MCLR↑ (test mode selection pattern hold time)	thld0	100			ns	
Serial Program/Verify						
Data in setup time before clock↓	tset1	100			ns	
Data in hold time after clock↓	thld1	100			ns	
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			µs	
Delay between clock↓ to clock↑ of next command or data	tdly2	1.0			µs	
Clock↑ to data out valid (during read data)	tdly3	80			ns	
Parallel Program/Verify						
Data in setup time before clock↓	tset3	100			ns	
Data in hold time after clock↓	thld3	100			ns	
RB6 and RB7 setup time before clock↓	tset1	500			ns	
RB6 and RB7 hold time after clock↓	thld1	500			ns	
RT (clock)↓ to RT (clock)↑	tdly4	1.0			µs	
RB7 (data/command select input) setup before RT (clock)↑	tset2	500			ns	
RB7 (data/command select input) hold time after RT (clock)↓	thld2	500			ns	
RT (clock)↑ to data out valid	tdly5	100			ns	
RB6 (hi/lo select) valid to data out valid	tdly6	100			ns	
Programming pulse width	tprog	1.0	100	1000	µs	
Time delay from program to compare (HV discharge time)	tdis	0.5			µs	
RT↑ to OSC2 out (compare output) valid	tdly7			100	ns	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

Note 2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.

PIC16C71 Programming Specification

2.0 CONFIGURATION FUSES


The PIC16C71 has five configuration fuses, which are EPROM bits. These fuses can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations.

2.1 Embedding Configuration Fuse and ID Information in the Hex File

To allow portability of code, the programmer is required to read the fuse and ID locations from the hex file when loading the hex file. If fuse information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all fuse and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

FIGURE 2.0.1 - CONFIGURATION WORD



PIC16C71 Programming Specification

2.2 Code Protection

The code in the program memory can be protected by blowing the code protect fuse (CP).

When code protected, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 0040h and above are protected against programming.

It is still possible to program locations 0000 - 003F, the ID locations and the configuration fuses.

2.2.1 PROGRAMMING LOCATIONS 0000H TO 003FH AFTER CODE PROTECTION

These locations can be programmed but will read back scrambled data. To successfully program these locations the programmer must program the high and low 7 bits separately:

1. First program 11 1111 1bbb bbbb into the location and verify for 00 0000 0bbb bbbb.
2. Next program bb bbbb b111 1111 into the location and verify for 00 0000 0xxx xxxx, where xxxxxx is XNOR of the high 7 bits and the low 7 bits.

2.2.2 VERIFYING A CODE-PROTECTED PIC16C71

When code protected verifying any program memory location will read a scrambled output which looks like "0000000xxxxxxx" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected PIC16C71 against this file.

2.3 ID Locations:

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code - identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

It is recommended that the user use only the lower 7 bits of the ID locations and always program the upper 7 bits as '1's.

3.0 PROGRAMMING ALGORITHM REQUIRES VARIABLE VDD

The PIC16C71 uses an intelligent algorithm. The algorithm calls for program verification at VDD (min.) as well as VDD (max.). Verification at VDD (min.) guarantees good "erase margin". Verification at VDD (max) guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.5 - 5.5V).

VDDP = VCC range required during programming.
VDD min. = minimum operating VDD spec for the part.
VDD max. = maximum operating VDD spec for the part.

Programmers must verify the PIC16C71 at its specified VDD max. and VDD min. levels. Since Microchip may introduce future versions of the PIC16C71 with a broader VDD range, it is best that these levels are user selectable (defaults are ok). **Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.**

PIC16C71 Programming Specification

PIC16C84 EEPROM Memory Programming Specification

PROGRAMMING THE PIC16C84

The PIC16C84 is programmed using one of two methods, serial or parallel. The serial mode will allow the PIC16C84 to be programmed while in the users system. This allows for increased design flexibility. The parallel mode will provide faster programming as the data is loaded into the PIC16C84 with a greater throughput. Either mode may be selected at the start of the programming process.

Hardware Requirements

The PIC16C84 requires two programmable power supplies, one for VDD (4.5V to 5.5V) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

Programming Mode

The programming mode for the PIC16C84 allows programming of user program memory, data memory, special locations used for ID, and the configuration fuses for the PIC16C84.

1.0 PROGRAM MODE ENTRY

TABLE 1.0 - TEST MODE SELECTION


RB7	RB6	RB5	RB4	Mode	Function
0	0	X	X	TMOD1	Program/verify

1.1 User Program Memory Map

The user memory space extends from 0000h to 1FFFh (8K), of which 1K (0000h - 03FFh) is physically implemented. In actual implementation the on-chip user program memory is accessed by the lower 10 bits of the PC, with the upper 3 bits of the PC ignored. Therefore if the PC is greater than 3FFh, it will wrap around and address a location within the physically implemented memory. (See figure 1.1.1).

In programming mode the program memory space extends from 0000h to 3FFFh, with the first half (0000h-1FFFh) being user program memory and the second half (2000h-3FFFh) being configuration memory. The PC will increment from 0000h to 1FFFh to 2000h to 3FFFh and wrap around to 2000h (not to 0000h). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode (TMOD1) as described in section 1.2.

FIGURE A - PIN CONFIGURATION



In the configuration memory space, 2000h-200Fh are physically implemented. Locations beyond 200Fh will physically access user memory. (See figure 1.1.1).

1.2 TMOD1: Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIH (high voltage). RB5 and RB4 pins are don't care. Once in this mode the user program memory and the configuration memory can be accessed and programmed in either a serial or parallel fashion. The initial mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are schmitt trigger inputs in this mode.

1.2.1 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled 6 times. Each command bit is latched on the falling edge of the clock with the least significant bit (lsb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1us between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output lsb first. Therefore, during a read operation the lsb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the lsb will be latched on the falling edge of the second cycle. A minimum 1us delay is also specified between consecutive commands.

PIC16C84 Programming Specification

FIGURE 1.1.1 - PROGRAM MEMORY MAPPING





TABLE 1.2.1.1 - COMMAND MAPPING (SERIAL OPERATION)

Command	Mapping (msb ... lsb)	Data
Load Configuration	0 0 0 0 0 0	0, data (14), 0
Load Data for Program Memory	0 0 0 0 1 0	0, data (14), 0
Read Data from Program Memory	0 0 0 1 0 0	0, data (14), 0
Increment Address	0 0 0 1 1 0	
Begin Programming (Note 1)	0 0 1 0 0 0	
Enter Parallel Mode	0 0 1 0 1 0	
Load Data for Data Memory	0 0 0 0 1 1	0, data (14), 0
Read Data from Data Memory	0 0 0 1 0 1	0, data (14), 0

Notes: 1. Programming is self-timed, hence no end programming command.

FIGURE 1.2.1.1 - PROGRAM FLOW CHART - PIC16C84 PROGRAM MEMORY



3

All commands are transmitted lsb first. Data words are also transmitted lsb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1us is required between a command and a data word (or another command).

The commands that are available are:

1.2.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000 hex. By then applying 16 cycles to the clock pin, the chip will load 14 bits in as the "data word", as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in figure 1.0. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (Vil).

1.2.1.2 Load Data for Program Memory


After receiving this command, the chip will load in 14 bits as a "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in figure 1.2.1.3.

1.2.1.3 Load Data for Data Memory

After receiving this command, the chip will load in 14 bits as a "data word" when 16 cycles are applied. However, the data memory is only 8 bits wide, and thus only the first 8 bits of data after the start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains 64 words. Only the lower 8 bits of the PC are decoded by the data memory, and therefore if the PC is greater than 3Fh, it will wrap around and address a location within the physically implemented memory.

PIC16C84 Programming Specification

FIGURE 1.2.1.2 - PROGRAM FLOW CHART - PIC16C84 CONFIGURATION MEMORY



1.2.1.4 Read Data from Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in figure 1.2.1.4.

1.2.1.5 Read Data from Data Memory

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8 bits wide, and therefore, only the first 8 bits that are output are actual data.

1.2.1.6 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in figure 1.2.1.5.

1.2.1.7 Begin Programming

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow 10ms for programming to complete. No "end programming" command is required.

PIC16C84 Programming Specification

FIGURE 1.2.1.3 - LOAD DATA FOR PROGRAM MEMORY COMMAND (SERIAL PROGRAM/VERIFY)




FIGURE 1.2.1.4 - READ DATA FROM PROGRAM MEMORY COMMAND (SERIAL PROGRAM/VERIFY)





FIGURE 1.2.1.5 - INCREMENT ADDRESS COMMAND (SERIAL PROGRAM/VERIFY)



1.2.1.8 Enter Parallel Mode

After receiving this command, the chip will accept commands and supply data in a parallel fashion. After parallel mode has been entered, serial operation can only be achieved by fully exiting the program/verify mode and re-entering. See 1.2.2 for details.



PIC16C84 Programming Specification

1.2.2 PARALLEL OPERATION

After receiving the command 'Enter Parallel Mode', the circuitry will function in a parallel fashion. The function of pins RB6 and RB7 change during parallel operation, and it is also necessary to control several more pins to achieve the desired results. Since the program memory in this device is 14 bits wide and there are only 12 I/O pins, it is necessary to transfer data into and out of the chip in two data words. These high and low data words are selected based upon the value of pin RB6 (RB6 = '1': high data word). In parallel mode, both the high and low segments of data input/output are 10-bit wide, making it possible to handle up to 20-bit data words. The need for 20-bit capability is because future versions of PIC16C84 may need to read/program data words larger than 14-bit.

For each 10-bit data-segment (high or low), RB0 is the lsb and RA3 is the msb. In PIC16C84, the lower 14 bits of the total 20-bit word is actually used. The upper six bits are don't care (see figure 1.2.2.1). The pin RB7 also has a new function in parallel operation and that is to indicate whether a command is being input or data is being transferred (RB7 = '1' - data transfer). Commands are input on pins RB<3:0> with the lsb applied to pin RB0. The clock pin during parallel operation is the RT pin. Data is again transmitted on the rising edge and latched on the falling edge of the clock. A minimum setup and hold time of 100ns with respect to the falling edge of the clock is again required. When entering a command RB7 must be held low for a minimum of 100ns after the falling edge of the clock. The commands which are available during parallel operation are shown in table 1.2.2.1.

A very important point to note in "parallel program/verify" operation is the function of the DATA/COMMAND pin (RB7). RB7 = 0 during RT pin pulsing indicates a command input, whereas RB7 = 1 indicates a data input. After every command, the RB7 pin must go high (for >100ns) to initiate execution of that command. This is necessary even if back to back commands are being executed without any data word in between.

**TABLE 1.2.2.1 - COMMAND MAPPING
(PARALLEL OPERATION)**

Command	Mapping (RB<3:0>)	Data
Load Configuration	0 0 0 0	Yes
Load Data for Program Memory	0 0 1 0	Yes
Read Data from Program Memory	0 1 0 0	Yes
Increment Address	0 1 1 0	No
Begin Programming	1 0 0 0	No
Read Data from Data Memory	0 1 0 1	Yes
Load Data from Data Memory	0 0 1 1	Yes
Bulk Erase Program Memory	1 0 0 1	No
Bulk Erase Data Memory	1 0 1 1	No

1.2.2.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000h pointing to the first location in the configuration memory. By then setting pin RB7 high and pin RB6 high, the upper 4 bits of the complete data word will be latched in on the falling edge of the RT pin. Setting pin RB6 low allows the lower 10 bits to be latched in, and then the entire data word can be programmed into the configuration memory.

Note: The data must be loaded high byte first and then low byte.

A description of the memory mapping schemes for normal operation and programming mode operation is shown in figure 1.0. After the configuration memory is entered, the only way to get back to the user program memory is by exiting the program/verify mode.

1.2.2.2 Load Data for Program Memory

After receiving this command, the RB7 pin is set high, and the data can then be latched into the chip. A timing diagram for the load data command is shown in figure 1.2.2.2.

1.2.2.3 Load Data for Data Memory

After receiving this command, the RB7 pin is set high, and the data can then be latched into the chip. When a 'Begin Programming' command is issued following this command, the data will be programmed into the data memory.

1.2.2.4 Read Data from Program Memory

After receiving this command, the chip will transmit data bits out of the program memory currently accessed (user or configuration) on the second rising edge of the clock input after pin RB7 has been set high. When the clock is taken high for the second time after RB7 is set high, the clock must remain high until all of the data has been read out. The high or low data words can be accessed while the clock is high by setting RB6 high or low, respectively. The pins RA<3:0>, and RB<5:0> go into output mode on the second rising clock edge, and they will revert back to input mode (hi-impedance) when the clock is set low. A timing diagram of this command is shown in figure 1.2.2.3.

1.2.2.5 Read Data from Data Memory

After receiving this command, the chip will transmit data bits out of the currently accessed data memory location in a fashion identical to that of the read command for program memory.

1.2.2.6 Increment Address

The PC is incremented when this command is received.

PIC16C84 Programming Specification

FIGURE 1.2.2.1 - DATA IN/OUT FORMAT






FIGURE 1.2.2.2 - LOAD DATA FOR PROGRAM MEMORY COMMAND (PARALLEL PROGRAM/VERIFY)



PIC16C84 Programming Specification

FIGURE 1.2.2.3 - READ DATA FROM PROGRAM MEMORY COMMAND (PARALLEL PROGRAM/VERIFY)



1.2.2.7 Begin Programming

A load command must be given before every begin programming command. Programming of the selected memory (configuration memory, user program memory or data memory) will begin after this command is received and decoded. The programming time is specified to be 10ms. The OSC2 pin will go high when the programming is completed (only in parallel mode).

1.2.2.8 Bulk Erase Program Memory

After this command is performed, the next program command will erase the entire program memory. The erase time is specified to be 10ms.


If the address is pointing to user memory, only the user memory will be erased.

If the address is pointing to the test program memory (2000h - 200Fh), then both the user memory and the test memory will be erased. The configuration word will not be erased, even if the address is pointing to location 2007h.

1.2.2.9 Bulk Erase Data Memory

After this command is performed, the next program command will erase the entire data memory. The erase time is specified to be 10ms. A description of the sequence of these two commands is shown in figure 1.2.2.4.

FIGURE 1.2.2.4 - BULK ERASE DATA MEMORY AND BEGIN PROGRAMMING COMMANDS



PIC16C84 Programming Specification

1.3.1 AC/DC TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

AC/DC CHARACTERISTICS, Standard Operating Conditions						
POWER SUPPLY PINS		Operating temperature		0 ≤ TA ≤ +70°C, unless otherwise stated		
		Operating voltage		4.5V ≤ VDD ≤ 5.5V, unless otherwise stated		
Characteristic	Sym	Min	Typ	Max	Units	Conditions/Comments
General						
Supply voltage during programming	VDDP	4.5	5.0	5.5	V	
Supply voltage during verify	VDDV	VDD min.		VDD max.	V	Note 1
High voltage on MCLR and RT for test-mode entry	VIHH	12		14.0	V	Note 2
Supply current (from VDD) during program/verify	IDDP			20	mA	
Supply current from VIHH (on MCLR)	IHH			1	mA	
MCLR rise time (VSS to VHH) for test mode entry	tvHHR			1.0	μs	
(RB6, RB7) input high level	VIH1	0.8 VDD			V	Schmitt trigger input
(RB6, RB7) input low level	VIL1	0.2 VDD			V	Schmitt trigger input
RB<7:4> setup time before MCLR↑ (test mode selection pattern setup time)	tset0	100			ns	
RB<7:4> hold time after MCLR↑ (test mode selection pattern hold time)	thld0	100			ns	
Serial Program/Verify						
Data in setup time before clock↓	tset1	100			ns	
Data in hold time after clock↓	thld1	100			ns	
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			μs	
Delay between clock↓ to clock↑ of next command or data	tdly2	1.0			μs	
Clock↑ to data out valid (during read data)	tdly3	80			ns	
Parallel Program/Verify						
Data in setup time before clock↓	tset3	100			ns	
Data in hold time after clock↓	thld3	100			ns	
RB6 and RB7 setup time before clock↓	tset1	500			ns	
RB6 and RB7 hold time after clock↓	thld1	500			ns	
RT (clock)↓ to RT (clock)↑	tdly4	1.0			μs	
RB7 (data/command select input) setup before RT (clock)↑	tset2	500			ns	
RB7 (data/command select input) hold time after RT (clock)↓	thld2	500			ns	
RT (clock)↑ to data out valid	tdly5	100			ns	

(cont.)

PIC16C84 Programming Specification

1.3.1 AC/DC TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE (Cont.)

Characteristic	Sym	Min	Typ	Max	Units	Conditions/Comments
AC/DC CHARACTERISTICS, POWER SUPPLY PINS		Operating temperature $0 \leq T_A \leq +70^\circ\text{C}$, unless otherwise stated Operating voltage $4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$, unless otherwise stated				
Parallel Program/Verify (cont.)						
RB6 (hi/lo select) valid to data out valid	tdly6	100			ns	
Programming pulse width	tprog	10			ms	
Time delay from program to compare (HV discharge time)	tdis	0.5			μs	

Note 1: Program must be verified at the minimum and maximum V_{DD} limits for the part.


Note 2: V_{IHH} must be higher than V_{DD} + 4.5V to stay in programming/verify mode.

2.0 CONFIGURATION FUSES

The PIC16C84 has five configuration fuses, which are EPROM bits. These fuses can be programmed (reads

'0') or left unprogrammed (reads '1') to select various device configurations.

FIGURE 2.0.1 - CONFIGURATION WORD



2.1 Embedding Configuration Fuse and ID Information in the Hex File

To allow portability of code, the programmer is required to read the fuse and ID locations from the hex file when loading the hex file. If fuse information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all fuse and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16C84, the EEPROM data memory should also be embedded in the hex file (see section 3.0).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

2.2 Code Protection

The code in the program memory and data in the data memory can be protected by programming the code protect fuse (CP).

When code protected, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. It is also not possible to read out the contents of the data memory. In addition, it is not possible to program any memory locations (data or program) while code protection is on.

2.2.1 VERIFYING A CODE-PROTECTED PIC16C84

When code protected verifying any program memory location will read a scrambled output which looks like "0000000xxxxxxx" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- First, program and verify a good device without code protecting it.
- Next, blow its code protection fuse and then load its contents in a file.
- Verify any code-protected PIC16C84 against this file.

Date memory can not be verified after code protection.

2.3 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code - identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

It is recommended that the user use only the lower 7 bits of the ID locations and always program the upper 7 bits as '1's.

2.2.2 DISABLING CODE-PROTECTION

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (code protect fuse = 1) using this procedure; however, all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised.

Procedure to disable code protect:

- Execute load configuration (with a '1' in bit 4, code protect).
- Increment to fuse location (2007h)
- Execute command (0001 - RB<3-0>)
- Execute command (0111 - RB<3-0>)
- Execute 'Begin Programming'
- Wait 10ms
- Execute command (0001 - RB<3-0>)
- Execute command (0111 - RB<3-0>)

3.0 EMBEDDING DATA EEPROM CONTENTS IN HEX FILE

The programmer should be able to read data EEPROM information from a hex file and conversely (as an option) write data EEPROM contents to a hex file along with program memory information and fuse information.

The 64 data memory locations are logically mapped starting at address 2100h.

4.0 PROGRAMMING ALGORITHM REQUIRES VARIABLE V_{DD}

The PIC16C84 uses an intelligent algorithm. The algorithm calls for program verification at V_{DD} (min.) as well as V_{DD} (max.). Verification at V_{DD} (min.) guarantees good "erase margin". Verification at V_{DD} (max) guarantees good "program margin". Three times (3X) additional pulses will increase program margin then beyond V_{DD} (max.) and insure safe operation in user system.

The actual programming must be done with V_{DD} in the V_{DDP} range (4.5 - 5.5V).

V_{DDP} = V_{CC} range required during programming.
V_{DD} min. = minimum operating V_{DD} spec for the part.
V_{DD} max. = maximum operating V_{DD} spec for the part.

Programmers must verify the PIC16C84 at its specified V_{DD} max. and V_{DD} min. levels. Since Microchip may introduce future versions of the PIC16C84 with a broader V_{DD} range, it is best that these levels are user selectable (defaults are ok). **Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.**

PIC16C84 Programming Specification



PIC17C42

PIC17C42 EPROM Memory Programming Specification

1.0 PROGRAMMING THE PIC17C42

The PIC17C42 is fundamentally programmed using the TABLWT instruction with the table pointer pointing to an internal EPROM location. Therefore, a user can program an EPROM location while executing code (even from internal EPROM).

For the convenience of a programmer developer, a "program & verify" routine is provided in the on-chip test program memory space, the program resides in ROM and not EPROM. Therefore, it is not erasable. The "program/verify" routine allows the user to load any address, program a location, verify a location or increment to the next location. It allows variable programming pulse width.

1.1 Hardware Requirements


Since the PIC17C42 under programming is actually executing code from "boot ROM", clock must be provided to the part. Furthermore, the PIC17C42 under programming may have any oscillator configuration (EC, XT, LF or RC). Therefore, the external clock driver must be able to overdrive pull-down in RC mode. CMOS drivers are required since the OSC1 input has a Schmitt trigger input with levels (typically) of 0.2 VDD and 0.8 VDD. See PIC17C42 datasheet (DS30073) for exact specifications.

The PIC17C42 requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

2.0 HOW TO ENTER PROGRAMMING MODE

To execute the programming routine, the user must hold TEST pin high, RA2, RA3 must be low (after power-up) while keeping MCLR low and then raise MCLR pin from 0 to 1 (VDD or VPP). This will force FEE0h in the program counter and execution will begin at that location following reset. Execution is forced to Internal mode by overriding fuse configuration. The code protect fuse is not overwritten. The program immediately polls port RB<7:0> to determine a branch address. Presenting E1h on port RB will cause the program to jump to and execute the "program/verify" routine.

FIGURE A - 40L PDIP, CERDIP WINDOW PINOUT



Port B (RB) has internal weak pull-ups which are active during the programming mode. When TEST pin is high, power-on reset and oscillator start-up timers are disabled.

2.1 PROGRAM/VERIFY MODE


The program/verify mode is intended for full-feature programmers. This mode offers the following capabilities:

- Load any arbitrary 16 bit address to start program and/or verify at that location.
- Increment address to program/verify the next location.
- Allows arbitrary length programming pulse width.
- Following a "verify" allows option to program the same location or increment and verify the next location.
- Following a "program" allows options to program the same location again, verify the same location or to increment and verify the next location.



PIC17C42 Programming Specification

FIGURE 2.1.1 - PROGRAMMING/VERIFY STATE DIAGRAM



2.1.1 LOADING NEW ADDRESS

The program allows new address to be loaded right out of reset. 16 bit address is presented on ports RB (high byte) and RC (low byte) and the RT is pulsed (0 → 1, then 1 → 0). The address is latched on the rising edge of RT. See timing diagrams for details. After loading address the program automatically goes into a "verify cycle". To load a new address at any time, the PIC17C42 must be reset and this programming mode re-entered.


2.1.2 VERIFY (OR READ) MODE

"Verify mode" can be entered from "Load address" mode, "program mode" or "verify mode". In verify mode pulsing RT will turn on ports RB and RC output drivers and output the 16 bit value from the current location. Pulsing RT again will increment location count and be ready for the next verify cycle. Pulsing INT will begin a program cycle.

2.1.3 PROGRAM CYCLE

"Program cycle" is entered from "verify cycle" or "program cycle" itself. After a verify, pulsing INT will begin a program cycle. 16 bit data must be presented on ports RB (high byte) and RC (low byte) before INT is raised.

FIGURE 2.1.2 - PIC17C42 PROGRAM MEMORY MAP



PIC17C42 Programming Specification

The data is sampled 3 Tcy after the rising edge of INT. Programming continues for the duration of INT pulse.

At the end of programming the user can choose one of three different routes. If RT is kept low and INT is pulsed again, the same location will be programmed again. This is useful for applying over programming pulses. If RT is raised before INT falling edge, then a verify cycle is started without address increment. Raising RT after INT goes low will increment address and begin verify cycle on the next address.

3.0 CONFIGURATION FUSES

Configuration fuses are programmable EPROM bits that can be programmed (reads '0') or left unprogrammed (reads '1') to select between options (e.g. operating modes). For simplicity of programming they are mapped into program memory. Each fuse is assigned one program memory location. In erased condition a fuse will read as '1'. To program (or "blow") a fuse, the user needs to write to the fuse address. The data is immaterial; the very act of writing will blow the fuse. The fuses and their address are shown in the table below. **The programmer should not program (i.e. not write a '0') the reserved locations to avoid unpredictable results and to be compatible with future variations of the PIC17C42.**

3

TABLE 3.0.1 - MAPPING OF CONFIGURATION FUSES

Fuse	Address	Function
FOSC0 FOSC1	FE00h FE01h	FOSC1, FOSC0 = 00 : LF oscillator mode 01 : RC oscillator mode 10 : XT oscillator mode 11 : EC (external clock mode)
FWDT0 FWDT1	FE02h FE03h	FWDT1, FWDT0 = 10 : WDT prescale is 256 01 : WDT prescale is 64 11 : WDT prescale is 1 00 : WDT is off (normal timer)
FPMM0 FPMM1	FE04h FE06h	FPMM1, FPMM0 = 00 : Microcontroller mode (code protected) 10 : Microcontroller mode 01 : Extended microcontroller mode 11 : Microprocessor mode

3.1 Reading Configuration Fuses

For simplicity, reading any fuse in address range FE00:FE07h will read all eight fuse values in the lower byte and

all 1's in the upper byte. Fuse located at FE00h will show up in bit 0 and so on.

1	1	1	1	1	1	1	1	reserved	FPMM1	reserved	FPMM0	FWDT1	FWDT0	FOSC1	FOSC0
bit0															

When code protected, reading any program memory location will read out a scrambled output "0000 0000 xxxx xxxx" (binary) where x = 0 or 1. To verify a device after code protection follow this procedure:

- First, program and verify a device without code protection.
- Next, blow its code protection fuse(s) and read it into a file.
- Verify any code protected PIC17C42 against this this file.


3.2 Embedding Configuration Fuse Information in the Hex File

To allow portability of code, a PIC17C42 programmer is required to read the fuse locations from the hex file when loading the hex file. If fuse information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all fuse information must be included. An option to not include the fuse information may be provided. When embedding fuse information in the hex file, it should be to address FE00H.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.


PIC17C42 Programming Specification

FIGURE 4.0.1 - PROGRAMMING ROUTINE FLOWCHART



5.0 PROGRAMMING SPECIFICATIONS

FIGURE 5.0.1 - PROGRAMMING AND VERIFY TIMINGS I



PIC17C42 Programming Specification

FIGURE 5.0.2 - PROGRAMMING AND VERIFY TIMINGS II






FIGURE 5.0.3 - PROGRAMMING AND VERIFY TIMINGS III



PIC17C42 Programming Specification

FIGURE 5.0.4 - POWER-UP/DOWN SEQUENCE FOR PROGRAMMING



PIC17C42 Programming Specification

6.0 AC/DC SPECIFICATIONS FOR PROGRAMMING

Standard Operating Conditions (unless otherwise stated)						
Operating temperature $10^{\circ}\text{C} \leq T_A \leq +40^{\circ}\text{C}$						
Operating voltage $4.5\text{V} < V_{CC} < 5.5\text{V}$						
Characteristic	Sym	Min	Typ	Max	Units	Conditions
Programming voltage on VPP/MCLR pin	VPP	12.5		13.5	V	Note 1
Programming current on VPP/MCLR pin	I _{PP}		25	50	mA	
Supply voltage during programming	VDDP	4.5	5.0	5.5	V	
Osc/clockin frequency during programming	FOSCP	4		10	MHz	
Instruction cycle	T _{CY}	1		0.4	μs	T _{CY} = 4/FOSCP
Supply current during programming	I _{DDP}			30	mA	Freq = 10 MHz, V _{DD} = 5.5V
Supply voltage during verify	VDDV	VDD min.		VDD max.	V	Note 2
INT, RT, RA2, RA3, RA4 setup before TEST↑	t _{irV2tsH}	1			μs	
TEST↑ to MCLR↑	t _{tsH2mcH}	1			μs	
RC<7:0>, RB<7:0>valid to RT or INT↑ :Address/Data input setup time	t _{bcV2irH}	0			μs	
RT or INT↑ to RB<7:0>, RC<7:0> invalid; Address datahold time	t _{irH2bcl}	10 T _{cy}			μs	
RT↓ to RB<7:0>, RC<7:0> high impedance	t _{rtL2rbcZ}			8 T _{cy}		
RT↑ to data out valid	t _{rtH2bcV}			10 T _{cy}		
Programming pulse width	t _{prog}	10	100	1000	μs	
INT, RT high pulse width	t _{irH2irL}	10 T _{cy}			μs	
INT, RT low pulse width	t _{irL2irH}	10 T _{cy}			μs	
RT↑ before INT↓ (to go from prog cycle to verify w/o increment)	t _{rtV2inL}	0			μs	
RT valid after INT (to select increment or no increment going from program to verify cycle)	t _{inL2rtl}	10 T _{cy}			μs	
VPP setup time before INT↑	t _{vpps}	100			μs	Note 1
VPP hold time after INT↓	t _{vpph}	0			μs	Note 1
VDD stable to TEST↑	t _{vdV2tsH}	10 ms			μs	
RB input (E1h) valid to VPP/MCLR↑	t _{rbV2mcH}	0 μs				
RB input (E1h) hold after VPP/MCLR↑	t _{mcH2rbI}	10 T _{cy}				
VDD power down after VPP power down	t _{vpL2vdL}	10 ms				

Note 1: VPP/MCLR pin can be kept at VPP level (12.5V - 13.5V) at times other than programming.

Note 2: Program must be verified at the minimum and maximum VDD limits for the part.

PIC17C42 Programming Specification

7.0 PROGRAMMING ALGORITHM REQUIRES VARIABLE VDD


The PIC17C42 uses an intelligent algorithm. The algorithm calls for program verification at VDD (min.) as well as VDD (max.). Verification at VDD (min.) guarantees good "erase margin". Verification at VDD (max) guarantees good "program margin". Three times (3X) additional pulses will increase program margin then beyond VDD (max.) and insure safe operation in user system.

The actual programming must be done with VDD in the VDDP range (4.5 - 5.5V).

VDDP = VDD range required during programming.
VDD min. = minimum operating VDD spec for the part.
VDD max. = maximum operating Vcc spec for the part.

Programmers must verify the PIC17C42 at its specified VDD max. and VDD min. levels. Since Microchip may introduce future versions of the PIC17C42 with a broader VDD range, it is best that these levels are user selectable (defaults are ok). Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

FIGURE 7.2 - RECOMMENDED PROGRAMMING ALGORITHM



PIC17C42 Programming Specification



SQTP Specification for PIC16C5X

SQTP™ (Serialized Quick Turn Programming) Specification for PIC16C5X

OVERVIEW

Serialization is a method of programming PIC16C5X microcontrollers whereby each chip is programmed with a slightly different code. Typically, all locations are programmed with the same basic code except for a few continuous bytes which are programmed with a different number (referred to as 'key' or 'ID number' or 'serial number') in each member. Typical applications of such programming are remote transmitters for car alarms or garage door openers where each unit must have a different access code.

Microchip offers a flexible SQTP program, whereby a customer can simply specify the nature of serialization. The 'serial number' generation and programming will be taken care of by the factory.

1.0 DEVICES CURRENTLY SUPPORTED

PIC16C54 osc type=XT, RC, LP, HS Packages=PDIP, SOIC
PIC16C55 osc type=XT, RC, LP, HS Packages=PDIP, SOIC
PIC16C56 osc type=XT, RC, LP, HS Packages=PDIP, SOIC
PIC16C57 osc type=XT, RC, LP, HS Packages=PDIP, SOIC

Other device types are being added. Please consult a Microchip representative or Microchip sales person.

2.0 SERIALIZATION SCHEME SUPPORTED

2.1 Locations:

The serial number must reside in continuous locations with up to 8 locations used. Furthermore these locations must be coded as 8NN (RETLW NN, where NN=8bit random code) in the finished product. For details on how the RETLW instruction is typically used for serialization purposes, please see appendix A. The customer code must be supplied without the serial code in these locations. These locations must be 8FFh in the customer code provided to Microchip. Microchip will insert the serial code at these locations during programming. Hex files must be in Intel hex 8-bit merged format. See appendix B for details.

2.2 Numbering Schemes:

Random: Truly random numbers are generated. However, there is no guarantee that the numbers will be non-repeating although the probability of such an occurrence will be infinitesimally small for a reasonably large field.

Pseudo-Random*: Pseudo-random sequences of requested length (e.g. 32-bit long if four locations are used) starting with a 'seed value' selected by the factory. The customer may optionally specify the starting value.

Pseudo-random sequences, by definition are non-repeating. See appendix C for polynomials used to generate the numbers.

Sequential: Sequential numbers are generated. User specifies the "starting number" and an increment value. In sequential numbering, the least significant digit is in the lowest memory location. The increment value must be between 1 and 255.

Numbers are always in hex and not in BCD or any other format.

* Pseudo-random coding is under development.

3.0 PROGRAMMING SEQUENCE

The factory will program the "basic code" first, then program the serial number and finally program the code-protection fuse. Program memory will be verified at each stage except after code protection. Optionally, the factory may choose to program the "basic code" and the "serial number" at the same time. The customer may specify an ID number (4 hex digits) to be programmed in the ID locations or elect to leave them unprogrammed.

4.0 SAMPLES

Three (3) verification samples will be provided. These will be programmed with factory selected random or sequential codes in the serialization locations. The three parts will be programmed with three different serial codes. If order entry has been completed, then the samples will reflect the first three codes. If code protection is requested, then one of the three samples will be code protected.

5.0 THE FOLLOWING LIMITATIONS APPLY TO THE SQTP PROGRAM

1. During shipment of serialized parts, no particular sequence can be guaranteed.
2. In sequential or pseudo-random numbering scheme, there may be missing serial numbers (e.g. due to QC sampling).
3. A list of serial numbers programmed can not be provided, nor will such a list be generated or maintained by Microchip.
4. For sequential and pseudo-random numbering schemes, Microchip will maintain last number used in last shipment and use the next number as the starting number for the next shipment. The customer should be prepared to provide a "new starting number" in the event the flow is disrupted due to unforeseen events.

SQTP Specification for PIC16C5X

APPENDIX A

Implementing a table in the program memory of PIC16C5X:

The PIC16C5X uses Harvard architecture, in which the program memory is separate from data memory. All instructions operate on data that is fetched from the register file or data memory. Since there are no instructions to read from or write to the program memory, simply storing data words in program memory is of no use. There is, however, a simple and elegant way to implement constant tables in the program memory by using the RETLW instruction. This instruction returns from a subroutine as well as loads an 8-bit constant into the W register. The following example shows how to get a byte of "serial information" from the table stored at location 000h in PIC16C54:

```

        ORG    0            ;store serial numbers
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh
        RETLW  0FFh      ;end of serial
                          ;numbers
        ○
        ○
main_prog ORG    XYZ            ;This is main program
        ○
        ○
        MOVLW byte_num ;byte_num = 0 for 1st
                          ;byte
        CALL  get_lbyte ;
        ○
        ○
get_lbyte MOVWF PC            ;write W to program
                          ;counter
                          ;W = offset = 0 for
                          ;1st byte
                          ;end of get_lbyte sub
                          ;routine
        ○
        ○
        ○
        END
```

The next example shows how a serial number may reside at location other than 000h.

```

main_prog ORG    XYZ            ;This is main program
        ○
        ○
        MOVLW byte_num ;byte_num = 0 for 1st
                          ;byte
        CALL  get_lbyte ;
        ○
        ○
get_lbyte ADDWF PC            ;W = offset
        RETLW  0ffh          ;
        RETLW  0ffh          ;
        RETLW  0ffh          ;
        RETLW  0ffh          ;
        RETLW  0ffh          ;
        RETLW  0ffh          ;
        RETLW  0ffh          ;end of serial
                          ;numbers
        ○
        ○
        END
```

APPENDIX B

Standard hex file format for serial programming:

The hex file containing the 'serial numbers' will be in Intel hex 8-bit format. Since the PIC16C5X has 12 bit data words, all addresses are doubled in this hex format. Each line of the hex file will be for a new part. Each line can contain only up to 16 bytes (i.e. 8 PIC16C5X instruction words). The format is as follows:

:NNAAAATTHHHHHH.....HHCC

where:

- NN = byte count on current line (max 10h allowed)
- AAAA = address in four hex digits
- TT = record type, always 00 except 01 for EOF
- HH = Two digit hex data byte
- CC = Two digit hex checksum

APPENDIX C

Pseudo-random numbers are generated using modulo-2 primitive polynomials. This method guarantees that if the serial number is N bit long, then the sequence will be $(2^N - 1)$ long (the only combination not used is all 0's). Microchip will only support pseudo-random serial numbers for bit lengths 8, 16, 24, 32, 40, 48, 56 and 64 (i.e. 1-8 locations). The polynomials used are:

8 bit:	$x^7 + x^1 + x^0$
16 bit:	$x^{15} + x^1 + x^0$
24 bit:	$x^{23} + x^5 + x^0$
32 bit:	$x^{31} + x^3 + x^0$
40 bit:	$x^{39} + x^4 + x^0$
48 bit:	$x^{47} + x^5 + x^0$
56 bit:	$x^{55} + x^6 + x^2 + x^1 + x^0$
64 bit:	$x^{63} + x^1 + x^0$

SQTP Specification for PIC16C5X


SECTION 4 DEVELOPMENT SYSTEMS

PICMASTER™-16X	PICMASTER Universal In-Circuit Emulator System for PIC16C5X, PIC16C71 and PIC16C84	4-	1
PICMASTER-17	PICMASTER Universal In-Circuit Emulator System for PIC17C42	4-	5
PRO MASTER™	CMOS Microcontroller Programmer Unit	4-	9
PICSTART™-16B	PIC16CXX Low-Cost Microcontroller Development System	4-	11
PICSEE™ TOOLS	PICSEE Product Development Systems	4-	13



PICMASTER™ -16X System

PICMASTER Universal In-Circuit Emulator System



SYSTEM FEATURES

General:

- Complete Hi-Performance PC-based Microcontroller Development System for the PIC16CXX family.
- For use on PC-compatible 286, 386, and 486 machines under Microsoft Windows® 3.X environment.
- Assembler Software, Emulator System, and EPROM Programmer unit, sample kit, and demonstration hardware and software provide a complete microcontroller product development environment.

Emulator System:

- Hi-Performance In-Circuit Emulation of Microchip Microcontrollers.
- Real-time instruction emulation.
- Single and Multiple instruction step execution.
- Program Memory emulation and memory mapping capability up to 64K words. Instruction execution can be mapped into either emulation memory or user prototype memory.

- Real-time trace memory capture of 40 bits of information for each instruction cycle in an 8Kx40 trace buffer. Trace region can range from 0 to 64K in any address combinations.
- Real-time trace data can be captured and displayed without halting emulation.
- Unlimited number of hardware breakpoints can be set anywhere in the program memory.
- External Break with "AND"/"OR" capability with internal breakpoints.
- Multiprocessor emulation capability. Up to eight PICMASTER emulators can be synchronized on a single PC, for multi-processor development.
- Extended 48-bit cycle counter.
- Trigger Output available on any range of addresses.
- Full Symbolic Debug Capability. Symbolic display and alter of all register files, special purpose registers, stack registers, and bank registers.
- Selectable Internal Emulator Clock or User Target (Prototype) System Clock.
- User selectable internal or external Power Supply (provided).

PICMASTER-16X Development System

EPROM Programmer System:

- PRO MASTER™ Device Programmer unit for all current PIC16CXX products.
- Operates as a Stand-alone Unit or in Conjunction with a PC-compatible host system.
- Performs READ, PROGRAM, and VERIFY functions in Stand-alone mode.
- PC Host Software provides file display and editing, file transfer to and from programmer unit, device serialization, and program voltage calibration.

Macro Assembler:

- Provides translation of Assembler source code to object code for the PIC16CXX family of microcontrollers.
- Macro-assembly and conditional assembly capability.
- Produces Object files, Listing files, Symbol files, and special files required for symbolic debug with the PICMASTER Emulator System.
- Binary / Hex output formats: INHX8S, INHX8M, INHX16, and PICMASTER.

SYSTEM DESCRIPTION

The PICMASTER Universal In-Circuit Emulator System is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16CXX. The PICMASTER system currently supports the PIC16C54, PIC16C55, PIC16C56 and PIC16C57 at clock frequencies of 4 MHz and PIC16C71, PIC16C84 to 10 MHz.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new microcontroller architectures with data and program memory paths to 16 bits.

The Emulator System is designed to operate on low-cost PC-compatible machines ranging from 286-AT class ISA-bus systems through the new 486 EISA-bus machines. The development software runs in the Microsoft Windows 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

Provided with the PICMASTER System is a high performance real-time In-Circuit Emulator, a microcontroller programmer unit, a macro assembler program, and a simulator program. Sample programs are provided to help quickly familiarize the user with the development system and the PIC16CXX microcontroller line.

Coupled with the user's choice of text editor, the system is ready for development of products containing any of Microchip's microcontroller products.


A "Quick Start" PIC16CXX Product Sample Pak containing user programmable parts is included for additional convenience.

Microchip provides additional customer support to developers through an electronic Bulletin Board System (BBS). Customers have access to the latest updates in software as well as application source code examples. Consult your local sales representative for information on accessing the BBS system.

Host System Requirements:

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.X environment was chosen to best make these features available to you the end user. To properly take advantage of these features, PICMASTER requires installation on a system having the following minimum configuration:

- PC/AT-compatible machine: 286, 386SX, 386DX, or 486 with ISA or EISA Bus.
- EGA, VGA, 8514/A, Hercules graphic card (EGA or higher recommended).
- MSDOS / PCDOS version 3.1 or greater.
- Microsoft Windows version 3.0 or greater operating in either standard or 386 enhanced mode).
- 1 Mbyte RAM (2 Mbytes recommended).
- One 5.25" floppy disk drive.
- Approximately 10 Mbytes of hard disk (1 Mbyte required for PICMASTER, remainder for Windows 3.X system).
- One 8-bit PC/AT (ISA) I/O expansion slot (half size)
- Microsoft mouse or compatible (highly recommended).



Emulator System Components:

The PICMASTER Emulator Universal System consists primarily of four major components:

- Host-Interface Card:** The PC Host Interface Card connects the emulator system to a PC compatible system. This high-speed parallel interface requires a single half-size standard AT / ISA slot in the host system. A 37-conductor cable connects the interface card to the external Emulator Control Pod.
- Emulator Control Pod:** The Emulator Control Pod contains all emulation and control logic common to all microcontroller devices. Emulation memory, trace memory, event and cycle timers, and trace/breakpoint logic are contained here. The Pod controls and interfaces to an interchangeable target-specific emulator probe via a 14" precision ribbon cable.
- Target-specific Emulator Probe:** A probe specific to microcontroller family to be emulated is installed on the ribbon cable coming from the control pod. This probe configures the universal system for emulation of a specific microcontroller. Currently, the PIC16C5x family, PIC16C71, PIC16C84, and the PIC17C42 microcontrollers are supported. Future microcontroller probes will be available as they are released.
- PC Host Emulation Control Software:** Host software necessary to control and provide a working user interface is the last major component of the system. The emulation software runs in the Windows 3.X environment, and provides the user with full display, alter, and control of the system under emulation. The Control Software is also universal to all microcontroller families.

The Windows 3.X System is a multitasking operating system which will allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.


PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.X, up to eight PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17Cxx processor).

PRO MASTER Device Programmer:

The PRO MASTER Programmer system included in the PICMASTER Development System provides the product developer with the ability to program (transfer) the developer's software into PIC16CXX microcontrollers.

The programmer unit comes complete with accessories for use with a PC host computer. Supplied are interface cables and connectors to a standard PC serial port, a power supply unit, and host operating software.



The PRO MASTER Programmer will work in either stand-alone mode, or in PC host connected mode. Connected to a PC host, many more features are available to the user.

STAND-ALONE MODE

Stand-alone mode is useful in situations where a PC may not be available or even required, such as in the field or in a lab production environment. In stand-alone mode the following programming functions are available:

VERIFY

VERIFY performs two functions. For a programmed part, the device in the programming socket will be compared to the program data stored in internal memory. If the data and fuse settings are correct, VERIFIED will be displayed. VERIFY will also confirm that erased parts are blank. A device in the socket will display ERASED if all programmable locations are blank.

PROGRAM

In stand-alone mode, devices inserted into the programmer socket will be programmed with data currently stored in memory. Pressing the PROGRAM key will cause the unit to program and verify both the program memory and the device fuses. If all program successfully, PGM OKAY will be displayed.

READ

A pre-programmed device placed in the programmer socket can be read into the programmer unit by pressing the READ key. Program and fuse data will be read and stored into internal memory. Various options exist with the READ function.

PC HOST CONNECT MODE

When the PRO MASTER is connected to a host PC system, many more options and conveniences are available to the user. Host mode allows full interactive control over the PRO MASTER unit. A full screen, user-friendly software program is provided to fully assist the user.

As in stand-alone mode, parts may be Read, Programmed, Blank checked, and Verified. Also, all fuses and ID locations may be specified. In addition, other features available in host-mode are:

PICMASTER-16X Development System

Editing

A large screen buffer editing facility allows the user to change and program location in hexadecimal. Complete program and fuse data can be loaded and saved to DOS disk files. Files generated by the Assembler program are directly loadable into programmer memory.

VDD and VPP Adjust

The programming environment voltage settings of VDD max, VDD min, and VPP can be set and altered only on PC host mode. The voltage settings allow the user to program the part in the environment that the part will be used. The part will be programmed at VDD max and verified at VDD min. VPP is the programming voltage.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

<u>PART NUMBER</u>	<u>DESCRIPTION</u>
EM167007	Complete PICMASTER-16A System for PIC16C5X
EM167010	Complete PICMASTER-16A System for PIC16C5X without Programmer
EM167011	Complete PICMASTER-16B System for PIC16C71
EM167012	Complete PICMASTER-16B System for PIC16C71 without Programmer
EM167013	Complete PICMASTER-16C System for PIC16C84
EM167014	Complete PICMASTER-16C System for PIC16C84 without Programmer



PICMASTER™ -17 System

PICMASTER PIC17CXX In-Circuit Emulator System

SYSTEM FEATURES

General:

- The PICMASTER-17 Development System is designed by Microchip Technology Inc. and manufactured in the U.S.A.
- Complete Hi-Performance PC-based Microcontroller Development System for the PIC17CXX family.
- For use on PC-compatible 286, 386, and 486 machines under the Windows® 3.X environment.
- Assembler Software, Emulator System, and Programmer unit, sample kit, and software provide a complete microcontroller product development environment.

Emulator System:

- Universal In-Circuit Emulation pod supports emulation of PIC17CXX family. It can easily support other Microchip microcontroller products with the purchase of a low cost personality probe kit.
- Real-time emulation to 16 MHz.
- Single and Multiple instruction step execution.
- Program Memory emulation and memory mapping capability up to 64K words. Instruction execution can be mapped into either emulation memory or user prototype memory.
- Real-time trace memory capture of 40 bits of information for each instruction cycle in an 8Kx40 trace buffer. Trace region can range from 0 to 64K in any address combinations.
- Real-time trace data can be captured and displayed without halting emulation.
- Unlimited number of hardware breakpoints can be set anywhere in the program memory.
- External Break with "AND"/"OR" capability with internal breakpoints.
- Multiprocessor emulation capability. Two or more PICMASTER emulators can be synchronized on a single PC for multi-processor development.
- Extended 48-bit cycle counter.
- Trigger Output available on any range of addresses.
- Full Symbolic Debug Capability. Symbolic display and alter of all register files, special purpose registers, stack, and bank registers.
- Selectable Internal Emulator Clock or User Target (Prototype) System Clock.
- User selectable internal or external Power Supply (provided).




FIGURE 1 - PICMASTER EMULATOR SYSTEM

EPROM Programmer System:

- PRO MASTER™ EPROM Programmer unit for all Microchip PIC17CXX CMOS microcontrollers.
- Operates as a Stand-alone Unit or in Conjunction with a PC-compatible host system.
- Performs READ, PROGRAM, and VERIFY functions in Stand-alone mode.
- PC Host Software provides file display and editing, file transfer to and from programmer unit, device serialization, and program voltage calibration.

Macro Assembler:

- MPASM-17 provides macro-assembly and conditional assembly capability.
- Provides translation of Assembler source code to object code for the PIC17CXX family of microcontrollers.
- Produces Object files, Listing files, Symbol files, and special files required for symbolic debug with the PICMASTER Emulator System.
- Binary / Hex output formats: INHX8S, INHX8M, INHX32.

PICMASTER-17 PIC17CXX In-Circuit Emulator

SYSTEM DESCRIPTION

The PICMASTER Universal In-Circuit Emulator System provides the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16CXX and PIC17CXX families.

The PICMASTER-17 System is configured to support the PIC17C42 and related 17CXX family members. Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new microcontroller architectures with data and program memory paths to 16 bits.

The Emulator System is designed to operate on low-cost PC-compatible machines ranging from 286-AT class ISA-bus systems through the new 486 EISA-bus machines. The development software runs in the Microsoft Windows 3.X environment, allowing the operator access to a wide range of supporting software and accessories.

Provided with the PICMASTER System is a high performance real-time In-Circuit Emulator, a microcontroller programmer unit, and a macro assembler program. Sample programs are provided to help quickly familiarize the user with the development system and the PIC17CXX microcontroller line.

Coupled with the user's choice of text editor, the system is ready for development of products containing any of Microchip's microcontroller products.

A "Quick Start" PIC17CXX Product Sample Pak containing user programmable parts is included for additional convenience.

Microchip provides additional customer support to developers through an electronic Bulletin Board System (BBS). Customers have access to the latest updates in software as well as application source code examples.

Consult your local sales representative for information on accessing Microchip Technology's Bulletin Board System (BBS).

Host System Requirements:


The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT® platform and Windows 3.X environment was chosen to best make these features available to you the end user. To properly take advantages of these features, PICMASTER requires installation on a system having the following minimum configuration:

- PC/AT-compatible machine: 286, 386SX, 386DX, or 486 with ISA or EISA Bus
- EGA, VGA, 8514/A, Hercules graphic card (EGA or higher recommended).
- MSDOS / PCDOS version 3.1 or greater.
- Microsoft Windows version 3.0 or greater operating in either standard or 386 enhanced mode).
- 1 Mbyte RAM (2 Mbytes recommended).
- One 5.25" floppy disk drive.
- Approximately 10 Mbytes of hard disk (1 Mbyte required for PICMASTER, remainder for Windows 3.0 system)
- One 8-bit PC/AT (ISA) I/O expansion slot (half size)
- Microsoft mouse or compatible (highly recommended).

Emulator System Components:

The PICMASTER Emulator Universal System consists primarily of four major components:

- **Host-Interface Card:** The PC Host Interface Card connects the emulator system to a PC compatible system. This high-speed parallel interface requires a single half-size standard AT / ISA slot in the host system. A 37-conductor cable connects the interface card to the external Emulator Control Pod.



- **Emulator Control Pod:** The Emulator Control Pod contains all emulation and control logic common to all Microchip CMOS microcontroller devices. Emulation memory, trace memory, event and cycle timers, and trace/breakpoint logic are contained here. The Pod controls and interfaces to an interchangeable target-specific emulator probe via a 14" precision ribbon cable.
- **Target-Specific Emulator Probe:** A probe specific to microcontroller family to be emulated is installed on the ribbon cable coming from the control pod. This probe configures the universal system for emulation of a specific microcontroller. Currently, the PIC16CXX family, and the PIC17C42 microcontrollers are supported. Future microcontroller probes will be available as they are released.
- **PC Host Emulation Control Software:** Host software necessary to control and provide a working user interface is the last major component of the system. The emulation software runs in the Windows 3.X environment, and provides the user with full display, alter, and control of the system under emulation. The Control Software is also universal to all microcontroller families.

The Windows 3.X System is a multitasking operating system which allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.


PICMASTER emulation can operate in one window, while a text editor is running in a second window. PICMASTER supports the window feature Dynamic data Exchange (DDE). DDE allows data and commands to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16C5X controller and a PIC17CXX controller) or two or more of the same controller family.

This allows data collected by PICMASTER to be automatically transferred to spreadsheets, data bases, or other analytic tools for further evaluation. DDE also allows automated control of PICMASTER which in turn allows development of automated test suites, life testing and production testers.

PRO MASTER EPROM Programmer:

The PRO MASTER Programmer system included in the PICMASTER Development System provides the product developer with the ability to program (transfer) the developer's software into PIC17CXX microcontrollers.



The programmer unit comes complete with accessories for use with a PC host computer. Supplied are interface cables and connectors to a standard PC serial port COM 1-4, power supply cable, and host operating software.

The PRO MASTER Programmer will work in either stand-alone mode, or in PC host connected mode. Connected to a PC host, many more features are available to the user as explained below.

STAND-ALONE MODE

Stand-alone mode is useful in situations where a PC may not be available or even required, such as in the field or in a lab production environment. In stand-alone mode the following programming functions are available:

VERIFY

VERIFY preforms two functions. For a programmed part, the device in the programming socket will be compared to the program data stored in internal memory. If the data and fuse settings are correct, VERIFIED will be displayed. VERIFY will also confirm that erased parts are blank. A device in the socket will display ERASED if all programmable locations are blank.

PROGRAM

In stand-alone mode, devices inserted into the programmer socket will be programmed with data currently stored in memory. Pressing the PROGRAM key will cause the unit to program and verify both the program memory and the device fuses. If all program successfully, PGM OKAY will be displayed.

READ

A pre-programmed device placed in the programmer socket can be read into the programmer unit by pressing the READ key. Program and fuse data will be read and stored into internal memory. Various options exist with the READ function.

PICMASTER-17 PIC17CXX In-Circuit Emulator

PC HOST CONNECT MODE

When the PRO MASTER is connected to a host PC system, many more options and conveniences are available to the user such as serialized code programming. Host mode allows full interactive control over the PRO MASTER unit. A full screen, user-friendly software program is provided to assist the user.

As in stand-alone mode, parts may be Read, Programmed, Blank checked, and Verified. Also, all fuses and ID locations may be specified. Other features available in host-mode are:

Editing

A large screen buffer editing facility allows the user to change and program location in hexadecimal mode.

Complete program and fuse data can be loaded and saved to DOS disk files. Files generated by the Assembler program are directly loadable into programmer memory.

VDD and VPP Adjust

The programming environment voltage settings of VDD max, VDD min, and VPP can be set and altered only on PC host mode. The voltage settings allow the user to program the part in the environment that the part will be used. The part will be programmed at VDD max and verified at VDD min. VPP is the programming voltage.

SALES AND SUPPORT - To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBER	DESCRIPTION
EM177001	PICMASTER PIC17CXX In-Circuit Emulator System
EM177004	PICMASTER-17 System without PRO MASTER Programmer



PRO MASTER™

CMOS Microcontroller Programmer Unit

SYSTEM FEATURES

EPROM Programmer System:

- PRO MASTER Programmer unit for the PIC16CXX, PIC17CXX Microcontroller family.
- Operates as a Stand-alone Unit or in Conjunction with a PC Compatible host system.
- READS, PROGRAMS, and VERIFIES in Stand-alone mode.
- PC Host Software provides file display and editing, and transfer to and from Programmer unit
- Communication Via RS-232

SYSTEM DESCRIPTION

PRO MASTER Programmer:

The PRO MASTER Programmer system provides the product developer with the ability to program user software into PIC16CXX, PIC17CXX CMOS microcontrollers.

The programmer unit comes complete with accessories to be used with the PC host computer. Supplied are interface cables and connectors to a standard PC serial port, a universal input power supply unit, and host operating software.

The PRO MASTER Programmer will work in either stand-alone mode, or in PC host connected mode. Connected to a PC host, many more features are available to the user.




FIGURE 1 - PRO MASTER DEVICE PROGRAMMER

CMOS Microcontroller Programmer Unit

STAND-ALONE MODE

Stand-alone mode is useful in situations where a PC may not be available or even required, such as in the field or in a lab production environment. In stand-alone mode the following programming functions are available:

VERIFY

VERIFY performs two functions. For a programmed part, the device in the programming socket will be compared to the program data stored in internal memory. If the data and fuse settings are correct, VERIFIED will be displayed. VERIFY will also confirm that erased parts are blank. A device in the socket will display ERASED if all programmable locations are blank.

PROGRAM

In stand-alone mode, devices inserted into the programmer socket will be programmed with data currently stored in memory. Pressing the PROGRAM key will cause the unit to program and verify both the program memory and the device fuses. If all program successfully, PGM OKAY will be displayed.

READ

A pre-programmed device placed in the programmer socket can be read into the programmer unit by pressing the READ key. Program and fuse data will be read and stored into internal memory. Various options exist with the READ function.

PC HOST CONNECT MODE

The PRO MASTER provides a very user friendly user interface which allows complete control over the programming session.

The PRO MASTER host software is a DOS windowed environment with full mouse support to allow the user to point and click when entering commands.

The Host Software communicates with the PRO MASTER via the serial port of the PC. Any of the four (COM 1-4) ports may be used. The communication is done at 19200 baud to insure fast throughput. Communication will be established with the PRO MASTER Device Programmer prior to any transfers taking place.

Serialization is done by generating a serialization file, and then using that file to serialize locations in the PIC microcontroller. Once a serialization file is generated, it may be used over different programming sessions. Serial numbers are automatically marked as used when a PIC is programmed successfully with that serial number.

Complete control over the programming environment is also provided. Control over the programming and verify voltage of Vdd insures that the Microcontroller will perform in the desired environment. Programming (Vpp) voltage is also adjustable to insure complete compatibility with future programming algorithms.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the listed sales offices.

SOCKET PART NUMBER

AC164001
AC164002
AC164003
AC164010
AC164011
AC174001
AC174002
AC174003

DESCRIPTION

PIC16C54 thru C57 18 & 28 Lead PDIP Socket Module
PIC16C54 thru C57 18 & 28 Lead SOIC Socket Module
PIC16C54/56 20 lead SSOP Socket Adapter
PIC16C71/84 18 Lead PDIP/SOIC Socket Module
PIC16C55/57 28 Lead SSOP Socket Adapter
PIC17C42 40 Lead PDIP Socket Module
PIC17C42 44 Lead PLCC Socket Module
PIC17C42 44 Lead QFP Socket Module (future release)

PROGRAMMER PART NUMBER

PG007001
PG007002

DESCRIPTION

Programmer Kit as described above
Programmer Kit without power supply

Socket modules are sold separately.



Microchip

PICSTART™ -16B

PIC16CXX Low-Cost Microcontroller Development System

SYSTEM FEATURES

EPROM Programmer System:

- EPROM Programmer unit for the PIC16CXX Microcontroller family. Supports PIC16C54, PIC16C55, PIC16C56, PIC16C57, PIC16C71, PIC16C84.
- Operates with a PC-compatible host system.
- READS, PROGRAMS, and VERIFIES EPROM Memory.
- PC Host Software provides file display and editing, and transfer to and from Programmer unit.

Macro Assembler:

- Provides translation of Assembler source code to object code for all PIC16CXX microcontroller product family.
- Macro-Assembly capability.

- Provides Object files, Listing files, Symbol files, and special files required for symbolic debug with the PIC16CXX Emulator System.
- Output formats: INHX8S, INHX8M and INHX16.

Simulator:

- Instruction-level Simulator of the PIC16CXX microcontroller product family.
- For PC-compatible systems running the MSDOS operating system.
- Full screen simulation user interface.
- Symbolic debugging capability.
- I/O stimulus input capability.

"Quick Start" Sample Kit:

- Provides the User / Developer with a sample kit of PIC16CXX parts for initial prototype use.



PIC16CXX PICSTART System

SYSTEM DESCRIPTION

The PICSTART-16B Development System provides the product development engineer with an alternative low-cost introductory microcontroller design tool set for the PIC16CXX family where full real-time emulation is not required. The equipment in the PICSTART-16B system operates on any PC compatible machine running the MSDOS/PCDOS operating system.

Provided in the System is an MSDOS-based Software Simulator program (MPSIM), a microcontroller EPROM programmer, and a macro assembler program (MPALC).

Sample software programs to be run on the simulator are provided to help the user to quickly become familiar with the development system and the PIC16CXX microcontroller line.

The user need only provide his or her own preferred text editor and the system is ready for development of end products using the PIC16C54, PIC16C55, PIC16C56, PIC16C57, PIC16C71, or PIC16C84 microcontrollers.

A "Quick Start" PIC16CXX Product Sample Pak containing user programmable parts is also included.

Microchip provides additional customer support to developers through an electronic Bulletin Board System (BBS). Customers have access to the latest updates in software as well as application source code examples. Consult your local sales representative for information on accessing the BBS.

PICSTART-16B Development Programmer:

The Microchip device programmer system included in the PICSTART-16B Development System provides the product developer with the ability to program user software into PIC16CXX EPROM microcontrollers. It is designed to be a development programmer and not recommended for use in a production environment.

The programmer unit connects to a standard PC serial port.

A full screen, user-friendly software program is provided for full interactive control over the programmer. Parts may be Read, Programmed, Blank checked, and Verified. Also, all fuses and ID locations may be specified.

A large screen buffer editing facility allows the user to change and program location in hexadecimal. Complete program data can be loaded and saved to DOS disk files. Files generated by the MPALC Assembler program are directly loadable into programmer memory.

MPSIM Simulator:

The MPSIM Simulator program provides the developer with an instruction and limited I/O simulator software program for debugging PIC16CXX assembler code.

The simulator is meant for use with smaller projects not requiring precise more extensive development equipment. Since the PIC16CXX architecture is essentially a single tasking microcontroller without interrupts, many applications can be developed by using a simulator program alone.

The MPSIM Simulator has the following features to assist in the debugging of software/firmware for the user.

Program Load/Save

Commands exist to load assembled object file programs into simulation memory. Conversely, programs may be saved from program simulation memory back to the PC disk.

Display & Alter

Provisions are made to display and alter Program Memory, Register Files, and status register bits. Also simulator information such as cycle times, elapsed time, and step count can be displayed.

Utility Functions

Various utility functions exist which assist the user in operating the simulator. Memory and registers can be cleared by command. Memory can be searched to find occurrences of instructions, register use, and ASCII data.

Disassembler

Program memory can be disassembled showing both hexadecimal data and instruction mnemonics for specified address ranges.

Symbolic Debugging

The simulator provides for symbolic referencing to aid and simplify debugging. The symbol table may be displayed. New symbols defined and unwanted symbols deleted.

Execution and Trace

During program execution, address ranges, registers, register contents, and others can be traced.

Breakpoints

The user may specify up to 512 breakpoints at any one time.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the listed sales offices.

PART NUMBER
DV163001

DESCRIPTION
PICSTART-16B DEVELOPMENT SYSTEM



PICSEE Product Development Systems

INTRODUCTION

The PICSEE Development Systems provide the product development engineer with cost effective and timely design tool solutions for the MTA8XXXX family of multichip modules. They are designed specifically for the MTA8XXXX family. These tools work in conjunction with existing hardware and software design tools for the PIC microcontroller family. This allows the development engineer to efficiently implement systems utilizing these multichip modules with a minimal learning curve and capital investment.

PICSEEKIT — P/N AC812001

- Supports MTA81010
- Programming Adapters for PDIP and SOIC packages
- Daughter card for PICPROBE-16A
- I²C™ bus Serial Communication Application Software

This kit supports the MTA81010 multichip module. It contains programming adapters, a PICMASTER™ emulator daughter board and MTA81010 product samples in 28-lead PDIP. Also included is an MSDOS, PC-compatible 3.5-inch software diskette that contains example source code for implementing the I²C serial bus protocol to communicate with a Serial EEPROM. Documentation is provided for all of the included hardware and software.

Programming Support

Two programming adapters are provided to allow the MTA81010's internal program EPROM as well as its data EEPROM to be programmed on existing programmers. Any programmer that supports Microchip's PIC16C54 can program the MTA81010's internal EPROM. Also, any programmer that supports Microchip's 24LC01B Serial EEPROM can program the MTA81010's internal Serial EEPROM. There is one adapter for MTA81010's in DIP packages and another for SOIC packages. Both DIP and SOIC programming adapters interface to programmers via a 300 mil DIP header.

Emulation Support

The emulator daughter board allows the developer to use Microchip's PICMASTER in-circuit emulator to emulate the MTA81010 Microcontroller with Serial EEPROM. This daughter board replaces Microchip's PIC16C5X Emulator Probe Header (P/N AC162009) emulator probe to support the MTA81010. The daughter board provides the required translation from a PIC16C54 pin out to the MTA81010 pin out. It also contains a discrete 24LC01B Serial EEPROM to provide the same functions as the MTA81010's internal EEPROM. This provides a cost-effective emulation solution to customers who may wish to purchase a PICMASTER in-circuit emulator or those that already have a PICMASTER.

Software Support

Example source code for I²C Bus communication with a serial EEPROM is included in the PICSEE. This pre-tested code can be used directly or modified by the developer to meet their specific needs. This example code is provided royalty free and license free.

PICSEESTART — P/N DV813001

- Complete Low Cost Development Solution for MTA81010
- Combines PICSEEKIT AC812001 and PICSTART DV163001
- MPALC Assembler
- MPSIM Simulator
- Low-Cost Programmer
- Programming Adapter Sockets
- I²C Bus Applications Software

This kit combines the PICSEEKIT (P/N AC812001) with a PICSTART™ (P/N DV163001) to form a complete low-cost development system for the MTA81010 multichip module. It is designed to support the MTA81010 during the software development and initial prototype phases of new product development. It contains tools for software development and debugging, as well as programmer for programming the MTA81010's internal EPROM program memory. For a more detailed description, please refer to the PICSEEKIT P/N AC812001 and PICSTART P/N DV163001 product descriptions.

PICSEE TOOLS

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the listed sales offices.

<u>PART NUMBER</u>	<u>DESCRIPTION</u>
AC812001	PICSEKIT FOR MTA81010
DV813001	PICSEESTART FOR MTA81010



SECTION 5

ASSP PRODUCT SPECIFICATIONS

MTA81010	8-Bit CMOS Microcontroller with Serial EEPROM	5-	1
MTA11200	TrueGauge™ Product Brief	5-	53
MTA41300	Mouse and Trackball Controller IC	5-	57



Microchip



Microchip

MTA81010

8-Bit CMOS Microcontroller with Serial EEPROM

FEATURES

- Multichip module
- 16C54 Microcontroller and 24LC01B Serial EEPROM in a single package
- 512 x 12 EPROM program memory
- 128 x 8 Serial EEPROM data memory
- Separate VDD inputs for Microcontroller and Serial EEPROM
- ESD protection > 4,000 V

MICROCONTROLLER FEATURES

High Performance RISC-like CPU

- Only 33 single word instructions to learn
- All single cycle instructions except for program branches which are two-cycle
- Operating speed: DC - 4 MHz clock input
DC - 1 μ s instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 25 x 8 general purpose registers (SRAM)
- 7 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features

- 12 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset
- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - Power saving low frequency crystal: LP


CMOS Technology

- Low power, high speed CMOS EPROM technology
- Factory programming (QTP) available for EPROM
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 6.25V
 - Industrial: 2.5V to 6.25V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μ A typical @ 3V, 32 KHz
 - < 3 μ A typical standby current @ 3V, 0°C to 70°C

SERIAL EEPROM FEATURES

- Single supply with operation down to 2.5 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 5 μ A standby current typical at 3.0 V
- Organized as a single block of 128 bytes (128 x 8) or 256 bytes (256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100KHz and 400KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years

FIGURE A - PIN CONFIGURATIONS



MTA81010

Table of Contents

1.0	General Description	3
1.1	Applications	3
1.2	MTA81010 Series Overview	3
1.2.1	One-Time-Programmable (OTP) Devices	3
1.2.2	Quick-Turnaround-Production (QTP) Devices	3
2.0	Microcontroller	4
2.0.1	Microcontroller Architectural Description	5
2.0.1.1	Harvard Architecture	5
2.0.1.2	Clocking Scheme/Instruction Cycle	5
2.0.1.3	Data Register File	5
2.0.1.4	Arithmetic/Logic Unit (ALU)	5
2.0.1.5	Program Memory	5
3.0	Operational Register Files	6
3.1	f0 Indirect Data Addressing	6
3.2	f1 Real Time Clock/Counter Register (RTCC)	6
3.2.1	Using RTCC with External Clock	6
3.3	f2 Program Counter	8
3.4	Stack	9
3.5	f3 Status Word Register	10
3.5.1	Carry/Borrow and Digit Carry/Borrow Bits	11
3.5.2	Time Out and Power Down Status Bits (TO, PD)	11
3.6	f4 File Select Register (FSR)	11
4.0	I/O Registers (Ports)	11
4.1	f5 (Port A)	11
4.2	f6 (Port B)	11
4.3	f7 (Port C)	11
4.4	I/O Interfacing	11
4.5	I/O Programming Considerations	12
4.5.1	Bidirectional I/O Ports	12
4.5.2	Successive Operations on I/O Ports	12
5.0	General Purpose Registers	13
6.0	Special Purpose Registers	13
6.1	W Working Register	13
6.2	TRISA I/O Control Register for Port A (f5)	13
6.3	TRISB I/O Control Register for Port B (f6)	13
6.4	OPTION Prescaler/RTCC Option Register	13
7.0	Reset Condition	13
8.0	Prescaler	14
8.1	Switching Prescaler Assignment	14
9.0	Basic Instruction Set Summary	15
9.1	Instruction Description	17
10.0	Watchdog Timer (WDT)	21
10.1	WDT Period	21
10.2	WDT Programming Considerations	21
11.0	Oscillator Circuits	21
11.1	Oscillator Types	21
11.2	Crystal Oscillator	21
11.3	RC Oscillator	21
12.0	Oscillator Start-up Timer (OST)	23
12.1	Power On Reset (POR)	23
13.0	Power Down Mode (SLEEP)	25
13.1	Wake-Up	25
14.0	Configuration Fuses	25
14.1	Customer ID Code	25
14.2	Code Protection	25
14.2.1	Verifying a Code-protected PIC	26
15.0	Microcontroller Electrical Characteristics	26
15.1	Absolute Maximum Ratings	26
15.3	Microcontroller DC Characteristics: MTA81010-RC, XT, LP (Com)	27
15.4	Microcontroller DC Characteristics: MTA81010I-RC, XT, LP (Ind)	28
15.5	Microcontroller DC Characteristics: MTA81010-RC, XT, LP (Com) and MTA81010I-RC, XT, LP (Ind)	29
15.6	Microcontroller AC Characteristics: MTA81010-RC, XT, LP (Com) and MTA81010I-RC, XT, LP (Ind)	30
15.7	Electrical Structure of Pins	31
16.0	Microcontroller Timing Diagrams	31
17.0	Microcontroller DC & AC Characteristics Graphs/Tables	32
18.0	Serial EEPROM	40
19.0	Serial EEPROM Functional Description	40
20.0	Bus Characteristics	40
21.0	Pin Description	44
22.0	Serial EEPROM Electrical Characteristics	44
22.1	Serial EEPROM DC Characteristics	45
22.2	Serial EEPROM AC Characteristics	46
23.0	Packaging Diagrams and Dimensions	47
23.1	28-Lead Plastic Dual In-Line (.600 mil)	47
23.2	28-Lead Plastic Surface Mount	48
23.3	Package Marking Information	49
Index		51
Sales and Support		52

Table of Figures

2.1.1	MTA81010 Microcontroller Chip Block Diagram	4
2.2.1	Clocks/Instruction Cycle	5
3.1.1	RTCC Block Diagram (Simplified)	6
3.2.1	MTA81010 Microcontroller Data Memory Map	7
3.2.2A	RTCC Timing: INT Clock/No Prescale	8
3.2.2B	RTCC Timing: INT Clock/Prescale 1:2	8
3.2.3	RTCC Timing with External Clock	9
3.3.1	Program Memory Organization	9
3.5.1	Status Word Register f3	10
4.4.1	Equivalent Circuit for a Single I/O Pin	12
4.5.2.1	I/O Port Read/Write Timing	13
6.5.1	OPTION Register	14
8.0.1	Block Diagram RTCC/WDT Prescaler	15
11.2.1	Crystal Operation (or Ceramic Resonator)	22
11.2.2	External Clock Input Operation	22
11.3.1	RC Oscillator (RC type only)	22
12.1.1	External Power on Reset Circuit	23
12.1.2	Brown Out Protection Circuit	23
12.1.3	Brown Out Protection Circuit	23
12.1.4	Simplified Power on Reset Block Diagram	24
12.1.5	Using External Reset Input	24
12.1.6	Using On-Chip POR (Fast V _{DD} Rise Time)	24
12.1.7	Using On-Chip POR (Slow V _{DD} Rise Time)	25
15.7.1	Electrical Structure of I/O Pins (RA, RB, RC)	31
15.7.2	Electrical Structure of MCLR and RTCC Pins	31
16.0.1	RTCC Timing	31
16.0.2	Oscillator Start-up Timing (MTA81010RC)	31
16.0.3	Input/Output Timing for I/O Ports (MTA81010RC)	32
17.0.1	Typical RC Oscillator Frequency vs. Temperature	32
17.0.2	Typical RC Oscillator Frequency vs V _{DD}	32
17.0.3	Typical RC Oscillator Frequency vs V _{DD}	32
17.0.4	Typical RC Oscillator Frequency vs V _{DD}	33
17.0.5	Typical I _{DD} vs V _{DD} (Watchdog Disabled 25°C)	33
17.0.6	Typical I _{DD} vs V _{DD} (Watchdog Enabled 25°C)	33
17.0.7	Maximum I _{DD} vs V _{DD} (Watchdog Disabled)	34
17.0.8	Maximum I _{DD} vs V _{DD} (Watchdog Enabled)	34
17.0.9	V _{TH} (Input Threshold Voltage) of I/O Pins vs V _{DD}	34
17.0.10	V _{IH} , V _{IL} for MCLR, RTCC and OSC1 (in RC Mode) vs V _{DD}	35
17.0.11	V _{TH} (Input Threshold Voltage) of OSC1 Input in XT, and LP Modes vs V _{DD}	35
17.0.12	Typical I _{DD} vs Freq Ext Clock, 25°C	36
17.0.13	Maximum I _{DD} vs Freq Ext Clock, -40° to +85°C	36
17.0.14	Maximum I _{DD} vs Freq Ext Clock, -55° to +125°C	37
17.0.15	WDT Timer Time-out Period vs V _{DD}	37
17.0.16	Transconductance (gm) of LP Oscillator vs V _{DD}	38
17.0.17	Transconductance (gm) of XT Oscillator vs V _{DD}	38
17.0.18	I _{OH} vs V _{OH} , V _{DD} = 3V	38
17.0.19	I _{OL} vs V _{OL} , V _{DD} = 5V	38
17.0.20	I _{OL} vs V _{OL} , V _{DD} = 3V	39
17.0.21	I _{OH} vs V _{OH} , V _{DD} = 5V	39
18.1.1	Serial EEPROM Block Diagram	40
20.1.1	Data Transfer Sequence on the Serial Bus	41
20.1.2	Control Byte Allocation	41
20.1.3	Byte Write	42
20.1.4	Page Write	42
20.1.5	Current Address Read	43
20.1.6	Random Read	43
20.1.7	Sequential Read	43
22.1.1	Bus Timing Start/Stop	45
22.2.1	Bus Timing Data	46

Table of Tables

1.0.1	Overview	3
2.1.1	Microcontroller Pin Functions	4
3.5.2.1	Events Affecting PD/TO Status Bits	11
3.5.2.2	PD/TO Status After Reset	11
9.0.1	Instruction Set Summary	16
11.2.1	Capacitor Selection for Ceramic Resonators	22
11.2.2	Capacitor Selection for Crystal Oscillator	22
15.2	Microcontroller Pin Descriptions	26
17.0.1	RC Oscillator Frequencies	33
17.0.2	Input Capacitance for MTA81010	39
18.1.1	Serial EEPROM Pin Function	40

1.0 GENERAL DESCRIPTION

The MTA81010 from Microchip Technology offers the unique combination of a EPROM based microcontroller and a serial EEPROM in a single package. It is a multichip module that combines a PIC16C54, low cost, high performance, 8-bit, fully static, EPROM based CMOS micro controller with a 24LC01B, a 1K bit Serial Electrically Erasable PROM. Combining these two popular chips into a single package reduces system cost, board area, and inventory.

The microcontroller and EEPROM are electrically independent, sharing only a common ground (VSS). Independent power sources are valuable in power conscious applications where it may be desirable to power down the EEPROM when it is not being accessed. One of the microcontroller's output pins can supply power directly to the internal EEPROM's power pin thus avoiding the use of external power switching components.

The microcontroller and serial EEPROM are exactly equivalent to their respective individual chips, the PIC16C54 and 24LC01B.

1.1 APPLICATIONS

The MTA81010 is ideally suited to a wide variety of applications including but not limited to; keyless entry, remote control, smart cards, and automotive controllers. The EPROM program memory makes customization of application programs fast and convenient. While the EEPROM data memory is ideal for storing configuration information, access codes, serial numbers, and adaptive look-up tables. The small footprint packages available for thru hole or surface mounting make MTA81010 perfect for applications with physical space limitations. Low cost, low power, high performance, ease of use, I/O flexibility, and non-volatile EEPROM memory makes the MTA81010 the microcontroller of choice for a wide variety of systems.

1.2 MTA81010 SERIES OVERVIEW

Depending on application and production requirements the proper device option can be selected using the table in this section. When placing orders, please use the "MTA81010 Product Identification System" on the back page of this data sheet to specify the correct part number.

1.2.1 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption).

The program EPROM is erased, allowing the user to write the application code into it. In addition, the watch-dog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The sixteen special EPROM bits for ID code storage are also user programmable.


1.2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

TABLE 1.0.1 - OVERVIEW

Part #	EPROM	EEPROM	RAM*	I/O†	Package Options
MTA81010	512 x 12	128 x 8	32 x 8	13	28L PDIP (600 mil), 28L SOIC (300 mil)
* Including special function registers					
† Includes RTCC pin.					

FIGURE 2.1.1 - MTA81010 MICROCONTROLLER CHIP BLOCK DIAGRAM



2.0 MICROCONTROLLER SECTION

The MTA81010 from Microchip Technology contains low cost, high performance, 8-bit, fully static, EPROM based CMOS microcontroller. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle except for program branches which take two cycles. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.


The MTA81010 product is equipped with special features that reduce system cost and power requirements. The power on reset and oscillator start up timer eliminate the need for external reset circuitry. There are three oscillator configurations to choose from, including power saving LP (Low Power) oscillator, standard XT oscillator

and cost saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliability.

TABLE 2.1.1 - MICROCONTROLLER PIN FUNCTIONS

Name	Function
RA0 - RA3	I/O PORT A
RB0 - RB7	I/O PORT B
RTCC	Real Time Clock/Counter
MCLR	Master Clear
OSC1	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
PICVDD	Power supply
VSS	Ground
N/C	No (internal) Connection

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



2.1 MICROCONTROLLER ARCHITECTURAL DESCRIPTION

2.1.1 Harvard Architecture

The MTA81XXX family microcomputers contain a, high-speed, fully static CMOS CPU with EPROM, RAM, and I/O on a single die.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide while the program bus and program memory (EPROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the microcontroller core is given in Figure 2.1.1.

2.1.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.

2.1.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of 32 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM

are directly addressable (Figure 3.2.1). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register.

The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.

2.1.4 Arithmetic/Logic Unit (ALU)

The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.1.5 Program Memory

512 words of 12-bit wide on-chip program memory (EPROM) can be directly addressed (Figure 3.3.1). Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 OPERATIONAL REGISTER FILES

3.1 F0 INDIRECT DATA ADDRESSING

This is not a physically implemented register. Addressing f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as an indirect address pointer. For example, in the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

If f0 itself is read through indirect addressing (i.e. FSR = 0h), then 00h is read. If f0 is written to via indirect addressing, the result will be a NOP.

3.2 F1 REAL TIME CLOCK/COUNTER REGISTER (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 3.1.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See section 6.4 for details. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF 1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.

RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to VDD or VSS, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF f1, CLRF f1). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF f1, W instruction is recommended. Timing diagrams in Figure 3.2.2 show RTCC read, write and increment timing.

3.2.1 Using RTCC With External Clock

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements. Also there is some delay from the occurrence of the external clock edge to the actual incrementing of RTCC. Referring to Figure 3.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

FIGURE 3.1.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)





FIGURE 3.2.1 - MTA81010 MICROCONTROLLER DATA MEMORY MAP



When no prescaler is used, PSOUT (Prescaler output, see Figure 5) is the same as RTCC clock input and therefore the requirements are:

$$TRTH = RTCC \text{ high time} \geq 2t_{osc} + 20 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 2t_{osc} + 20 \text{ ns}$$

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

$$\text{Then: PSOUT high time} = \text{PSOUT low time} = \frac{N \cdot TRT}{2}$$

where TRT = RTCC input period and N = prescale value (2, 4, ..., 256). The requirement is, therefore $\frac{N \cdot TRT}{2} \geq 2 t_{osc} + 20 \text{ ns}$, or $TRT \geq \frac{4 t_{osc} + 40 \text{ ns}}{N}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

$$TRT = RTCC \text{ period} \geq (4 t_{osc} + 40 \text{ ns})/N$$

$$TRTH = RTCC \text{ high time} \geq 10 \text{ ns}$$

$$TRTL = RTCC \text{ low time} \geq 10 \text{ ns}$$

Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 3.2.3, the reader can see that this delay is between 3 t_{osc} and 7 t_{osc}. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ±4 t_{osc} (±1 μs @ 4 MHz).

3.3 f2 PROGRAM COUNTER

The program counter generates the addresses for 512 x 12 on-chip EPROM cells containing the program instruction words (Figure 3.3.1).

The program counter and its associated two-level hardware stack is 9-bits wide.

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

- "GOTO" instructions allow the direct loading of the lower 9 program counter bits (PC <8:0>).
- "CALL" instructions load the lower 8-bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack.
- "RETLW" instructions load the program counter with the top of stack contents.
- If PC is the destination in any instruction (e.g. MOVWF 2, ADDWF 2, or BSF 2,5) then the computed 8-bit result will be loaded into the low 8-bits of program counter. The ninth bit of PC will be cleared.

It should be noted that because bit 8 (ninth bit) of PC is cleared in CALL instruction or any instruction which writes to the PC (e.g. MOVWF 2), all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 3.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE





FIGURE 3.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2



3.4 STACK

The MTA81010 series employs a two level hardware push/pop stack (Figure 3.3.1).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than

2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2.

FIGURE 3.2.3 - RTCC TIMING WITH EXTERNAL CLOCK





FIGURE 3.3.1 - PROGRAM MEMORY ORGANIZATION



3.5 f3 STATUS WORD REGISTER

This register contains the arithmetic status of the ALU, the RESET status.


The status register (f3) can be destination for any instruction like any other register. However, the status bits are set after the following write. Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will

clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Table 9.0.1).

FIGURE 3.5.1 - STATUS WORD REGISTER f3



3.5.1 Carry/Borrow and Digit Carry/Borrow Bits

The Carry bit (C) is a carry out in addition operation (ADDWF) and a borrow out in subtract operation (SUBWF).

It is also affected by RRF and RLF instructions. The following examples explain carry/borrow bit operation:

```
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
;Carry=0: Result is negative
;
;SUBWF Example #2
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clrw ;wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
;Carry=1: Result is positive
;
```

The digit carry operates in the same way as the carry bit, i.e. it is a borrow in subtract operation.

3.5.2 Time Out and Power Down Status Bits (TO, PD)

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or MCLR pin.

These status bits are only affected by events listed in Table 3.5.2.1.

3.6 f4 FILE SELECT REGISTER (FSR)

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.

TABLE 3.5.2.1 - EVENTS AFFECTING PD/TO STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	
WDT Timeout	0	X	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 3.5.2.2 reflects the status of PD and TO after the corresponding event.

TABLE 3.5.2.2 - PD/TO STATUS AFTER RESET

TO	PD	RESET was caused by
0	0	WDT wake-up from SLEEP
0	1	WDT time-out (not during SLEEP)
1	0	MCLR wake-up from SLEEP
1	1	Power-up
X	X	= Low pulse on MCLR input

Note: The PD and TO bit maintain their status (X) until an event of Table 3.5.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

4.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

4.1 f5 (PORT A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are unimplemented and read as "zeros."

4.2 f6 (PORT B)

8-bit I/O register.

4.3 F7

General purpose register.

4.4 I/O INTERFACING

The equivalent circuit for an I/O port bit is shown in Figure 4.4.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be set to zero. For use as an input, the corresponding TRIS bit must be "one". Any I/O pin can be programmed individually as input or output.

4.5 I/O PROGRAMMING CONSIDERATIONS

4.5.1 Bidirectional I/O Ports

- a) Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.
- b) A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

For "wired-or" outputs (assuming negative logic), it is recommended to use external pull-up resistors on the corresponding pins. The pin should be left in high-impedance mode, unless a "0" has to be output. Thus, external devices can drive this pin "0" as well. "Wired-and" outputs can be realized in the same way, but with external pull-down resistors and only actively driving the "1" level from the PIC16C54. The resistor values are user selectable, but should not force output currents above the specified limits (see DC Characteristics).

4.5.2 Successive Operations on I/O Ports

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 4.4.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

FIGURE 4.4.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN





FIGURE 4.5.2.1 - I/O PORT READ/WRITE TIMING



5.0 GENERAL PURPOSE REGISTERS

f08h - f1Fh: are general purpose register files.

6.0 SPECIAL PURPOSE REGISTERS

6.1 W WORKING REGISTER

Holds second operand in two operand instructions and/or supports the internal data transfer.

6.2 TRISA I/O CONTROL REGISTER FOR PORT A (F5)

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

6.3 TRISB I/O CONTROL REGISTER FOR PORT B (f6)

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5 or f6, respectively, out on the selected I/O pins.

These registers are "write-only" and are set to all "ones" upon a RESET condition.

6.4 OPTION PRESCALER/RTCC OPTION REGISTER

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide.

By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."

7.0 RESET CONDITION


A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog timer timeout. The device will stay in RESET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as MCLR input is sensed to be high. This implies that in case of power on reset with MCLR tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since MCLR is high). In case of MCLR reset, the OST will start when MCLR goes high. The nominal OST time-out period is 18 ms. See section 12.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC is defined as :

- The oscillator is running, or will be started (power-up or wake-up from SLEEP).
- All I/O port pins (RA0 - RA3, RB0 - RB7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones".
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a "low" level.

FIGURE 6.5.1 - OPTION REGISTER



8.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 8.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer.

8.1 SWITCHING PRESCALER ASSIGNMENT

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program

execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

1. MOV LW B'xx0x0xxx' ; Select internal clock and select new
2. OPTION ; prescaler value. If new prescale value ; is = '000' or '001', then select any other ; prescale value temporarily.
3. CLRF 1 ; Clear RTCC and prescaler.
4. MOV LW B'xxx1xxx' ; Select WDT, do not change prescale ; value.
5. OPTION ;
6. CLRWDT ; Clears WDT and prescaler.
7. MOV LW B'xxx1xxx' ; Select new prescale value.
8. OPTION ;


Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. CLRWDT ; Clear WDT and prescaler
2. MOV LW B'xxx0xxx' ; Select RTCC, new prescale value ; and clock source
3. OPTION ;

FIGURE 8.0.1 - BLOCK DIAGRAM RTCC/WDT PRESCALER



9.0 BASIC INSTRUCTION SET SUMMARY

Each PIC microcontroller instruction is a 12-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The instruction set summary in Table 9.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction

cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 9.0.1

- Note 1: The 9th bit of the program counter will be forced to a "zero" by any instruction that writes to the PC (f2) except for GOTO (e.g. CALL, MOVWF 2 etc.). See section 3.3 on page 8 for details.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.
- Note 3: The instruction "TRIS f", where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

TABLE 9.0.1 - INSTRUCTION SET SUMMARY

BYTE -ORIENTED FILE REGISTER OPERATIONS						(11-6)	(5)	(4 - 0)
						OPCODE	d	f(FILE #)
						d = 0 for destination W d = 1 for destination f		
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0001 11df ffff 1cf	Add W and f	ADDWF f, d	W + f → d	C,DC,Z	1,2,4			
0001 01df ffff 14f	AND W and f	ANDWF f, d	W & f → d	Z	2,4			
0000 011f ffff 06f	Clear f	CLRF f	0 → f	Z	4			
0000 0100 0000 040	Clear W	CLRW -	0 → W	Z				
0010 01df ffff 24f	Complement f	COMF f, d	\bar{f} → d	Z	2,4			
0000 11df ffff 0cf	Decrement f	DECf f, d	f - 1 → d	Z	2,4			
0010 11df ffff 2cf	Decrement f, Skip if Zero	DECFSZ f, d	f - 1 → d, skip if zero	None	2,4			
0010 10df ffff 28f	Increment f	INCF f, d	f + 1 → d	Z	2,4			
0011 11df ffff 3cf	Increment f, Skip if zero	INCFSZ f, d	f + 1 → d, skip if zero	None	2,4			
0001 00df ffff 10f	Inclusive OR W and f	IORWF f, d	W v f → d	Z	2,4			
0010 00df ffff 20f	Move f	MOVF f, d	f → d	Z	2,4			
0000 001f ffff 02f	Move W to f	MOVWF f	W → f	None	1,4			
0000 0000 0000 000	No Operation	NOP -	-	None				
0011 01df ffff 34f	Rotate left f	RLF f, d	f(n) → d(n+1), C → d(0), f(7) → C	C	2,4			
0011 00df ffff 30f	Rotate right f	RRF f, d	f(n) → d(n-1), C → d(7), f(0) → C	C	2,4			
0000 10df ffff 08f	Subtract W from f	SUBWF f, d	f - W → d [f + \bar{W} + 1 → d]	C,DC,Z	1,2,4			
0011 10df ffff 38f	Swap halves f	SWAPf f, d	f(0-3) ↔ f(4-7) → d	None	2,4			
0001 10df ffff 18f	Exclusive OR W and f	XORWF f, d	W ⊕ f → d	Z	2,4			
BIT -ORIENTED FILE REGISTER OPERATIONS						(11-8)	(7-5)	(4 - 0)
						OPCODE	b(BIT #)	f(FILE #)
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
0100 bbbf ffff 4bf	Bit Clear f	BCF f, b	0 → f(b)	None	2,4			
0101 bbbf ffff 5bf	Bit Set f	BSF f, b	1 → f(b)	None	2,4			
0110 bbbf ffff 6bf	Bit Test f, Skip if Clear	BTfSC f, b	Test bit (b) in file (f): Skip if clear	None				
0111 bbbf ffff 7bf	Bit Test f, Skip if Set	BTfSS f, b	Test bit (b) in file (f): Skip if set	None				
LITERAL AND CONTROL OPERATIONS						(11-8)	(7 - 0)	
						OPCODE	k (LITERAL)	
Instruction-Binary (Hex)	Name	Mnemonic, Operands	Operation	Status Affected	Notes			
1110 kkkk kkkk Ekk	AND Literal and W	ANDLW k	k & W → W	Z				
1001 kkkk kkkk 9kk	Call subroutine	CALL k	PC + 1 → Stack, k → PC	None	1			
0000 0000 0100 004	Clear Watchdog timer	CLRWDt -	0 → WDT (and prescaler, if assigned)	TO, PD				
101k kkkk kkkk Akk	Go To address (k is 9 bit)	GOTO k	k → PC (9 bits)	None				
1101 kkkk kkkk Dkk	Incl. OR Literal and W	IORLW k	k v W → W	Z				
1100 kkkk kkkk Ckk	Move Literal to W	MOVLW k	k → W	None				
0000 0000 0010 002	Load OPTION register	OPTION -	W → OPTION register	None				
1000 kkkk kkkk 8kk	Return, place Literal in W	RETLW k	k → W, Stack → PC	None				
0000 0000 0011 003	Go into standby mode	SLEEP -	0 → WDT, stop oscillator	TO, PD				
0000 0000 0fff 00f	Tristate port f	TRIS f	W → I/O control register f	None	3			
1111 kkkk kkkk Fkk	Excl. OR Literal and W	XORLW k	k ⊕ W → W	Z				

Notes: See previous page

9.1 INSTRUCTION DESCRIPTION

ADDWF ADD W to f

Syntax: ADDWF f,d
 Encoding:

0001	11df	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W + f) → d
 Status bits: C, DC, Z
 Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW AND Literal and W

Syntax: ANDLW k
 Encoding:

1110	kkkk	kkkk
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .AND. k) → W
 Status bits: Z
 Description: The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.

ANDWF AND W with f

Syntax: ANDWF f,d
 Encoding:

0001	01df	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: (W .AND. f) → d
 Status bits: Z
 Description: AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

BCF Bit Clear f

Syntax: BCF f,b
 Encoding:

0100	bbbf	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: 0 → f(b)
 Status bits: None
 Description: Bit "b" in register "f" is reset to 0.

BSF Bit Set f

Syntax: BSF f,b
 Encoding:

0101	bbbf	ffff
------	------	------

 Words: 1
 Cycles: 1
 Operation: 1 → f(b)
 Status bits: None
 Description: Bit "b" in register "f" is set to 1.

BTFSK Bit Test, skip if Clear

Syntax: BTFSK f,b
 Encoding:

0110	bbbf	ffff
------	------	------

 Words: 1
 Cycles: 1(2)
 Operation: skip if f(b) = 0
 Status bits: None
 Description: If bit "b" in register "f" is "0" then the next instruction is skipped.

If bit "b" is "0", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSF Bit Test, skip if Set

Syntax: BTFSF f,b
 Encoding:

0111	bbbf	ffff
------	------	------

 Words: 1
 Cycles: 1 (2)
 Operation: skip if f(b) = 1
 Status bits: None
 Description: If bit "b" in register "f" is "1" then the next instruction is skipped.

If bit "b" is "1", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

CALL Subroutine Call

Syntax: CALL k
 Encoding:

1001	kkkk	kkkk
------	------	------

 Words: 1
 Cycles: 2
 Operation: PC + 1 → TOS; k → PC<7:0>, '0' → PC<8>, PA2, PA1, PA0 → PC<11:9>;
 Status bits: None



Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eight bit value is loaded into PC bits <7:0>. PC bit 9 is cleared. PC <2:0> bits are loaded into PC <11:9>. CALL is a two cycle instruction.

CLRF Clear f and Clear d

Syntax: CLRF f,d
Encoding:

0000	011f	ffff
------	------	------

Words: 1
Cycles: 1
Operation: 00h → f, 00h → d
Status bits: None

Description: The contents of register "f" are set to 0. If "d" is 0 the contents of both data memory location "f" and W register are set to 0. If "d" is 1 the only contents of register "f" are set to 0.

CLRW Clear W Register

Syntax: CLRW
Encoding:

0000	0100	0000
------	------	------

Words: 1
Cycles: 1
Operation: 00h → W
Status bits: Z

Description: W register is cleared. Zero bit (Z) is set.

CLRWDT Clear Watchdog Timer

Syntax: CLRWDT
Encoding:

0000	0000	0100
------	------	------

Words: 1
Cycles: 1
Operation: 00h → WDT, 0 → WDT prescaler,
Status bits: 1 → TO, 1 → PD

Description: CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax: COMF f,d
Encoding:

0010	01df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: $\bar{f} \rightarrow d$
Status bits: Z

Description: The contents of register "f" are complemented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in register "f".

DECF Decrement f

Syntax: DECF f,d
Encoding:

0000	11df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (f-1) → d
Status bits: C, DC, Z

Description: Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

DECFSZ Decrement f, skip if 0

Syntax: DECFSZ f,d
Encoding:

0010	11df	ffff
------	------	------

Words: 1
Cycles: 1 (2)
Operation: (f - 1) → d; skip if result = 0
Status bits: None

Description: The contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

GOTO Unconditional Branch

Syntax: GOTO k
Encoding:

101k	kkkk	kkkk
------	------	------

Words: 1
Cycles: 2
Operation: k → PC<8:0>, PA2, PA1, PA0
→ PC<11:9>;

Status bits: None

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH <4:3>. GOTO is a two cycle instruction.

INCF Increment f

Syntax: INCF f,d
Encoding:

0010	10df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (f + 1) → d
Status bits: C, DC, Z

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

INCFSZ Increment f, skip if 0

Syntax: INCFSZ f,d
Encoding:

0011	11df	ffff
------	------	------

Words: 1
Cycles: 1 (2)
Operation: (f + 1) → d, skip if result = 0
Status bits: None

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

IORLW Inclusive OR Literal with W

Syntax: IORLW k
Encoding:

1101	kkkk	kkkk
------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. k) → W
Status bits: Z

Description: The contents of the W register are OR'ed with the eight bit literal "k". The result is placed in the W register.

IORWF Inclusive OR W with f

Syntax: IORWF f,d
Encoding:

0001	00df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (W .OR. f) → d
Status bits: Z

Description: Inclusive OR the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

MOVF Move f

Syntax: MOVF f,d
Encoding:

0010	00df	ffff
------	------	------

Words: 1
Cycles: 1
Operation: (f) → d
Status bits: Z

Description: The contents of register "f" are moved. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

MOVLW Move Literal to W

Syntax: MOVLW k
Encoding:

1100	kkkk	kkkk
------	------	------

Words: 1
Cycles: 1
Operation: k → W
Status bits: None

Description: The eight bit literal "k" is loaded into W register.

MOVWF Move W to f

Syntax: MOVWF f
Encoding:

0000	001f	ffff
------	------	------

Words: 1
Cycles: 1
Operation: W → f
Status bits: None

Description: Move data from W register to register "f".

NOP No Operation

Syntax: NOP
Encoding:

0000	0000	0000
------	------	------

Words: 1
Cycles: 1
Operation: No operation
Status bits: None
Description: No operation

OPTION Load Option Register

Syntax: OPTION
Encoding:

0000	0000	0010
------	------	------

Words: 1
Cycles: 1
Operation: W → OPTION;
Status bits: None

Description: The contents of the W register is loaded in the OPTION register.

RETLW Return Literal to W

Syntax: RETLW k

Encoding:

1000	kkkk	kkkk
------	------	------

Words: 1

Cycles: 2

Operation: k → W; TOS → PC;

Status bits: None

Description: The W register is loaded with the eight bit literal "k". The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

RLF Rotate Left f through Carry

Syntax: RLF f,d

Encoding:

0011	01df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<n> → d<n+1>, f<7> → C, C → d<0>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the left through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is stored back in register "f".

RRF Rotate Right f through Carry

Syntax: RRF f,d

Encoding:

0011	00df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<n> → d<n-1>, f<0> → C, C → d<7>;

Status bits: C

Description: The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

SLEEP

Syntax: SLEEP

Encoding:

0000	0000	0011
------	------	------

Words: 1

Cycles: 1

Operation: 0 → PD, 1 → TO;
00h → WDT, 0 → WDT prescaler;

Status bits: TO, PD

Description: The power down status bit (PD) is cleared. Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBWF Subtract W from f

Syntax: SUBWF f,d

Encoding:

0000	10df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: (f-W) → d

Status bits: C, DC, Z

```
;SUBWF Example #1
;
clrf 0x20 ;f(20h)=0
movlw 1 ;wreg=1
subwf 0x20 ;f(20h)=f(20h)-wreg=0-1=FFh
;Carry=0; Result is negative

;SUBWF Example #2
;
movlw 0xFF ;
movwf 0x20 ;f(20h)=FFh
clr wreg=0
subwf 0x20 ;f(20h)=f(20h)-wreg=FFh-0=FFh
;Carry=1;Result is positive

;
```

Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

SWAPF Swap f

Syntax: SWAPF f,d

Encoding:

0011	10df	ffff
------	------	------

Words: 1

Cycles: 1

Operation: f<0:3> → d<4:7>, f<4:7> → d<0:3>;

Status bits: None

Description: The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".

TRIS Load TRIS Register

Syntax: TRIS f

Encoding:

0000	0000	0fff
------	------	------

Words: 1

Cycles: 1

Operation: W → TRIS register f;

Status bits: None

Description: TRIS register f (f = 5, 6 or 7) is loaded with the contents of the W register.

XORLW Exclusive OR literal with W

Syntax: XORLW k

Encoding:	1111	kkkk	kkkk
-----------	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. k) → W

Status bits: Z

Description: The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.

XORWF Exclusive OR W with f

Syntax: XORWF f,d

Encoding:	0001	10df	ffff
-----------	------	------	------

Words: 1

Cycles: 1

Operation: (W .XOR. f) → d

Status bits: Z

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

10.0 WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special EPROM fuse which is not part of the normal program memory EPROM. The development tools provide special commands to program this fuse.

10.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, V_{DD} and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDWT" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage,

operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please refer to the graphs in section 17.0 and DC specs for more details.

10.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (V_{DD} = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

11.0 OSCILLATOR CIRCUITS

11.1 OSCILLATOR TYPES

The MTA81010 series is available with 3 different oscillator options. On OTP and QTP devices, the oscillator configuration is programmed by the factory and the parts are tested only to the according specifications.

11.2 CRYSTAL OSCILLATOR

The MTA81010, -XT, or LP needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 11.2.1). XT = Standard crystal oscillator, LP = low power crystal oscillator. The series resistor R_s may be required in XT mode with AT strip-cut type crystals to avoid overdriving.

11.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R_{ext}) and capacitor (C_{ext}) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C_{ext} values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 11.3.1 shows how the R/C combination is connected to the MTA81010. For R_{ext} values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high R_{ext} values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep R_{ext} between 5 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (C_{ext} = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

MTA81010

See table in section 17.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 17.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

FIGURE 11.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) XT OR LP TYPES ONLY)




TABLE 11.2.1 - CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
XT	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 11.2.2 - EXTERNAL CLOCK INPUT OPERATION (XT OR LP TYPES ONLY)




TABLE 11.2.2 - CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 11.3.1 - RC OSCILLATOR (RC TYPE ONLY)




FIGURE 12.1.1 - EXTERNAL POWER ON RESET CIRCUIT




FIGURE 12.1.2 - BROWN OUT PROTECTION CIRCUIT





FIGURE 12.1.3 - BROWN OUT PROTECTION CIRCUIT



12.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR pin has reached a logic high (V_{IHMC}) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is particularly important for applications using the WDT to awake the MTA81010 from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize.

12.1 POWER ON RESET (POR)

The MTA81010 incorporates an on chip Power On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to PICVDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 12.1.4. The power on reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see Figure 12.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset-latch and thus end the on-chip reset signal.

Figures 12.1.5 and 12.1.6 are two power-up situations with relatively fast rise time on PICVDD. In Figure 12.1.5, PICVDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset t_{OST} ms after MCLR goes high. In Figure 12.1.6, the on chip power-on reset feature is being utilized (MCLR and PICVDD are tied together). The PICVDD is stable before the startup timer times out and there is no problem in getting a proper reset. Figure 12.1.7 depicts a potentially problematic situation where PICVDD rises too slowly. In this situation, when the start-up timer times out, PICVDD has not reached the PICVDD (min) value and the chip is therefore not guaranteed to function correctly.

To summarize, the on chip power-on reset is guaranteed to work if the rate of rise of PICVDD is no slower than 0.05 V/ms. It is also necessary that the PICVDD starts from 0V. The on chip power on reset is also not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize. For such situations, we recommend that external RC circuits are used for longer power on reset.

5

FIGURE 12.1.4 - SIMPLIFIED POWER ON RESET BLOCK DIAGRAM




FIGURE 12.1.5 - USING EXTERNAL RESET INPUT




FIGURE 12.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)





FIGURE 12.1.7 - USING ON-CHIP POR (SLOW V_{DD} RISE TIME)



13.0 POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD}, or V_{SS}, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at V_{DD} or V_{SS} for lowest current consumption.

The MCLR pin must be at V_{IHMC}.

13.1 WAKE-UP

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the MCLR pin. In both cases the PIC will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on MCLR or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on, but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 3.5.1.2). The TO bit in the Status register can be used to determine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out.

NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capaci-

tor, and the PIC will be in RESET only for the oscillator start-up timer period.

14.0 CONFIGURATION FUSES

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type, one is the watchdog timer enable fuse, and one is the code protection fuse.

OTP or QTP devices have the oscillator configuration programmed by the factory and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC" or "LP" following the part number to identify the oscillator type and operating range.

14.1 CUSTOMER ID CODE

The MTA81010 series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution. Programmers designed for the MTA81010 provide special commands to read or write these ID bits.

14.2 CODE PROTECTION

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

When code protected, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 040h and above are protected against programming.

It is still possible to program locations 000h - 03Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

14.2.1 Verifying a Code-protected Device

When code protected verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- First, program and verify a good device without code protecting it.
- Next, blow its code protection fuse and then load its contents in a file.
- Verify any code-protected device against this file.

Max. Current out of VSS pin	150 mA
Max. Current into VDD pin	50 mA
Max. Current into an input pin	±500 µA
Max. Output Current sunked by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (Port A or B)	40 mA
Max. Output Current sunked by a single I/O port (Port A or B)	50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{oh}\} + \sum \{(V_{DD} - V_{oh}) \times I_{oh}\} + \sum (V_{ol} \times I_{ol})$$

2. Voltage spikes below VSS at the \overline{MCLR} pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the \overline{MCLR} pin rather than pulling this pin directly to VSS.

15.0 MICROCONTROLLER ELECTRICAL CHARACTERISTICS

15.1 ABSOLUTE MAXIMUM RATINGS*

Ambient temperature under bias	-55°C to +125°C
Storage Temperature	- 65°C to +150°C
Voltage on any pin with respect to VSS (except VDD and MCLR)	-0.6V to VDD +0.6V
Voltage on VDD with respect to VSS	0 to +9.5 V
Voltage on \overline{MCLR} with respect to VSS (Note 2)	0 to +14 V
Total power Dissipation (Note 1)	800 mW

TABLE 15.2 - MICROCONTROLLER PIN DESCRIPTIONS

Name	Function	Observation
RA0 - RA3	I/O PORT A	4 input/output lines.
RB0 - RB7	I/O PORT B	8 input/output lines.
RTCC	Real Time Clock/Counter	Schmitt Trigger Input. Clock input to RTCC register. Must be tied to VSS or VDD if not in use to avoid unintended entering of test modes and to reduce current consumption.
\overline{MCLR}	Master Clear	Schmitt Trigger Input. A "Low" voltage on this input generates a RESET condition for the MTA81010 microcontroller. A rising voltage triggers the on-chip oscillator start-up timer which keeps the chip in RESET mode for about 18ms. This input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XT" and "LP" devices: Input terminal for crystal, ceramic resonator, or external clock generator. "RC" devices : Driver terminal for external RC combination to establish oscillation.
OSC2/CLKOUT	Oscillator (output)	For "XT" and "LP" devices: Output terminal for crystal and ceramic resonator. Do not connect any other load to this output. Leave open if external clock generator is used. For "RC" devices : A "CLKOUT" signal with a frequency of 1/4 Fosc1 is put out on this pin.
PICVDD	Power supply	
VSS	Ground	
N/C	No (internal) Connection	

15.3 MICROCONTROLLER DC CHARACTERISTICS: MTA81010-RC, XT, LP (COMMERCIAL)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
		Operating temperature $0 \leq T_A \leq +70^\circ\text{C}$, unless otherwise stated Operating voltage $V_{DD} = 3.0\text{V}$ to 5.5V unless otherwise stated				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
MTA81010-XT	V _{DDxt}	3.0		6.25	V	F _{osc} = DC to 4 MHz
MTA81010-RC	V _{DDrc}	3.0		6.25	V	F _{osc} = DC to 4 MHz
MTA81010-LP	V _{DDlp}	2.5		6.25	V	F _{osc} = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	V _{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V _{POR}		V _{SS}		V	See section 13.1 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S _{VDD}	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
MTA81010-XT	I _{DDxt}		1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
MTA81010-RC (Note 5)	I _{DDrc}		1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
MTA81010-LP	I _{DDlp}		15	32	μA	F _{osc} = 32 KHz, V _{DD} =3.0V, WDT disabled
Power Down Current (Note 4)						
MTA81010	IPD1		4	12	μA	V _{DD} = 3.0V, WDT enabled
	IPD2		0.6	9	μA	V _{DD} = 3.0V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all I_{DD} measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD}, RT = V_{DD}, MCLR = V_{DD}; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS}.

Note 5: Does not include current through R_{ext}. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.

15.4 MICROCONTROLLER DC CHARACTERISTICS: MTA81010I-RC, XT, LP (INDUSTRIAL)

DC CHARACTERISTICS, POWER SUPPLY PINS		Standard Operating Conditions				
		Operating temperature $-40 \leq T_A \leq +85^\circ\text{C}$, unless otherwise stated				
		Operating voltage $V_{DD} = 3.5\text{V to } 5.5\text{V}$ unless otherwise stated				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
MTA81010-XT	V _{DDxt}	3.0		6.25	V	F _{osc} = DC to 4 MHz
MTA81010-RC	V _{DDrc}	3.0		6.25	V	F _{osc} = DC to 4 MHz
MTA81010-LP	V _{DDlp}	2.5		6.25	V	F _{osc} = DC to 40 KHz
RAM Data Retention Voltage (Note 3)	V _{DR}		1.5		V	Device in SLEEP mode
V_{DD} start voltage to guarantee power on reset	V _{POR}		V _{SS}		V	See section 13.1 for details on power on reset
V_{DD} rise rate to guarantee power on reset	S _{VDD}	0.05*			V/ms	See section 13.1 for details on power on reset
Supply Current (Note 2)						
MTA81010-XT	I _{DDxt}		1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
MTA81010-RC (Note 5)	I _{DDrc}		1.8	3.3	mA	F _{osc} = 4 MHz, V _{DD} = 5.5V
MTA81010-LP	I _{DDlp}		19	40	μA	F _{osc} = 32 KHz, V _{DD} = 3.0V, WDT disabled
Power Down Current (Note 4)						
MTA81010	I _{PD1}		5	14	μA	V _{DD} = 3.0V, WDT enabled
	I _{PD2}		0.8	12	μA	V _{DD} = 3.0V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all I_{DD} measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to V_{DD}, $\overline{\text{MCLR}} = V_{DD}$; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which V_{DD} can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS}.

Note 5: Does not include current through R_{ext}. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{ext}$ (mA) with R_{ext} in kOhm.

15.5 MICROCONTROLLER DC CHARACTERISTICS: MTA81010-RC, XT, LP (COMMERCIAL) MTA81010I-RC, XT, LP (INDUSTRIAL)

DC CHARACTERISTICS, ALL PINS EXCEPT POWER SUPPLY		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40 < T_A < +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4				
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IL} V_{ILMC} V_{ILRT} V_{ILOSC} V_{ILOSC}	V_{SS} V_{SS} V_{SS} V_{SS} V_{SS}		$0.2 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.15 V_{DD}$ $0.3 V_{DD}$	V V V V V	Pin at hi-impedance MTA81010RC only (Note 5) MTA81010-XT, LP
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	V_{IH} V_{IH} V_{IH} V_{IHMC} V_{IHRT} V_{IHOSC} V_{IHOSC}	$0.45 V_{DD}$ 2.0 $0.36 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.85 V_{DD}$ $0.7 V_{DD}$		V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD}	V V V V V V V	For all V_{DD} (Note 6) $4.0 \text{ V} < V_{DD} \leq 5.5 \text{ V}$ (Note 6) $V_{DD} > 5.5 \text{ V}$ MTA81010-RC only (Note 5) MTA81010-XT, LP
Input Leakage Current (Notes 3, 4) I/O ports MCLR MCLR RTCC OSC1	I_{IL} I_{ILMCL} I_{ILMCH} I_{ILRT} I_{ILOSC1}	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μA μA μA μA μA	For $V_{DD} \leq 5.5\text{V}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, Pin at hi-impedance $V_{PIN} = V_{SS} + 0.25\text{V}$ $V_{PIN} = V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, MTA81010-XT, LP
Output Low Voltage I/O Ports OSC2/CLKOUT (MTA81010-RC)	V_{OL} V_{OL}			0.6 0.6	V V	$I_{OL} = 8.7 \text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OL} = 1.6 \text{ mA}$, $V_{DD} = 4.5\text{V}$
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (MTA81010-RC)	V_{OH} V_{OH}	$V_{DD}-0.7$ $V_{DD}-0.7$			V V	$I_{OH} = -5.4 \text{ mA}$, $V_{DD} = 4.5\text{V}$ $I_{OH} = -1.0 \text{ mA}$, $V_{DD} = 4.5\text{V}$

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C . This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4: Negative current is defined as coming out of the pin.

Note 5: For MTA81010RC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the MTA81010 be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

MTA81010

15.6 MICROCONTROLLER AC CHARACTERISTICS: MTA81010-RC, XT, LP (COMMERCIAL) MTA81010I-RC, XT, LP (INDUSTRIAL)

AC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (industrial), and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) Operating voltage V_{DD} range as described in DC spec tables 16.3 and 16.4							
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions	
External CLOCKIN Frequency (Note 2)	FOSCRC	DC		4	MHZ	RC mode	
	FOSCXT	DC		4	MHZ	XT mode	
	FOSCLP	DC		40	KHZ	LP mode	
Oscillator Frequency (Note 2)	FOSCRC	DC		4	MHZ	RC mode	
	FOSCXT	0.1		4	MHZ	XT mode	
	FOSCLP	DC		40	KHZ	LP mode	
Instruction Cycle Time (Note 2)	TCYRC	1.0	4/FOSCRC	DC	μs	RC mode	
	TCYXT	1.0	4/FOSCXT	DC	μs	XT mode	
	TCYLP	100	4/FOSCLP	DC	μs	LP mode	
External Clock in Timing (Note 4) Clock in (OSC1) High or Low Time XT oscillator type LP oscillator type Clock in (OSC1) Rise or Fall Time XT oscillator type LP oscillator type	TCKHLXT	50*			ns		
	TCKHLLP	2*			μs		
	TCKRFXT	25*			ns		
	TCKRFLP	50*			ns		
RESET Timing MCLR Pulse Width (low)	TMCL	100*			ns		
RTCC Input Timing, No Prescaler RTCC High Pulse Width RTCC Low Pulse Width	TRTH TRTL	0.5 $T_{CY} + 20^*$ 0.5 $T_{CY} + 20^*$			ns ns	Note 3 Note 3	
RTCC Input Timing, With Prescaler RTCC High Pulse Width RTCC Low Pulse Width RTCC Period	TRTH TRTL TRTP	10* 10* $\frac{T_{CY} + 40^*}{N}$			ns ns ns	Note 3 Note 3 Note 3. Where N = prescale value (2, 4, ..., 256)	
Watchdog Timer Timeout Period (No Prescaler)	TWDT	9*	18*	30*	ms	$V_{DD} = 5.0\text{V}$	
Oscillation Start-up Timer Period	TOST	9*	18*	30*	ms	$V_{DD} = 5.0\text{V}$	
I/O Timing I/O Pin Input Valid Before CLKOUT \neq (RC Mode) I/O Pin Input Hold After CLKOUT \neq (RC Mode) I/O Pin Output Valid After CLKOUT \emptyset (RC Mode)	T_{DS} T_{DH} T_{PD}	0.25 $T_{CY} + 30^*$ 0* 40*			ns ns ns		

* Guaranteed by characterization, but not tested.

(Notes on next page)

NOTES TO AC CHARACTERISTICS: MTA81010-RC, XT, LP (COMMERCIAL) MTA81010I-RC, XT, LP (INDUSTRIAL)

1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
2. Instruction cycle period (T_{cy}) equals four times the input oscillator time base period.
All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding

these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3. For a detailed explanation of RTCC input clock requirements see section 3.2.1.
4. Clock-in high-time is the duration for which clock input is at V_{IHOSC} or higher.
Clock-in low-time is the duration for which clock input is at V_{ILOSC} or lower.

15.7 ELECTRICAL STRUCTURE OF PINS

FIGURE 15.7.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB, RC)





FIGURE 15.7.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS



Notes to figures 15.7.1 and 15.7.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). R_{in} is a small resistance to further protect the input buffer from ESD.

16.0 MICROCONTROLLER TIMING DIAGRAMS

FIGURE 16.0.1 - RTCC TIMING




FIGURE 16.0.2 - OSCILLATOR START-UP TIMING (MTA81010RC)





FIGURE 16.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS (MTA81010RC*)



17.0 MICROCONTROLLER DC & AC CHARACTERISTICS GRAPHS/ TABLES:

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 17.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs TEMPERATURE




FIGURE 17.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs V_{DD}




FIGURE 17.0.3 - TYPICAL RC OSCILLATOR FREQUENCY vs V_{DD}




FIGURE 17.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD




TABLE 17.0.1 - RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C	
		Frequency	± %
20pf	3.3k	4.71 MHz	± 28%
	5k	3.31 MHz	± 25%
	10k	1.91 MHz	± 24%
	100k	207.76 KHz	± 39%
100pf	3.3k	1.65 MHz	± 18%
	5k	1.23 MHz	± 21%
	10k	711.54 KHz	± 18%
	100k	75.62 KHz	± 28%
300pf	3.3k	672.78 KHz	± 14%
	5k	489.49 KHz	± 13%
	10k	275.73 KHz	± 13%
	100k	28.12 KHz	± 23%

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for full VDD range.

FIGURE 17.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C






FIGURE 17.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C




Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.

**FIGURE 17.0.7 - MAXIMUM IPD vs VDD
WATCHDOG DISABLED**



**FIGURE 17.0.8 - MAXIMUM IPD vs VDD
WATCHDOG ENABLED***



* IPD, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

Note: The gray shaded regions are outside the normal device operating range. Do not operate in these regions.

FIGURE 17.0.9 - VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs VDD




FIGURE 17.0.10 - V_{IH} , V_{IL} OF \overline{MCLR} , RTCC AND OSC1 (IN RC MODE) vs V_{DD}




FIGURE 17.0.11 - V_{TH} (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT AND LP MODES) vs V_{DD}




FIGURE 17.0.12 - TYPICAL I_{DD} vs FREQ (EXT CLOCK, 25°C)




FIGURE 17.0.13 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -40° TO +85°C)




FIGURE 17.0.14 - MAXIMUM I_{DD} vs FREQ (EXT CLOCK, -55° TO +125°C)




FIGURE 17.0.15 - WDT TIMER TIME-OUT PERIOD vs V_{DD}





FIGURE 17.0.16 - TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs V_{DD}



Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.

FIGURE 17.0.17 - TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs VDD





FIGURE 17.0.18 - IOH VS VOH, VDD = 3V



Note: The gray shaded regions are outside the normal device operating range. Do not operate in these regions.

FIGURE 17.0.19 - IOH VS VOH, VDD = 5V




FIGURE 17.0.20 - IOL vs VOL, VDD = 3V





FIGURE 17.0.21 - I_{OL} vs V_{OL}, V_{DD} = 5V



Note: The gray shaded regions are outside the normal device operating range. Do not operate in these regions.

TABLE 17.0.2 - INPUT CAPACITANCE FOR MTA81010 *

Pin Name	Typical Capacitance (pF)	
	28L PDIP (600 mil)	28L SOIC
RA port	5.2	4.8
RB port	5.6	4.7
MCLR	17.0	17.0
OSC1	6.6	3.5
OSC2/CLKOUT	4.6	3.5
RTCC	4.5	3.5

* All capacitance values are typical at 25°C and measured at 1 MHz. A part to part variation of ±25% (three standard deviations) should be taken into account.

MTA81010


18.0 SERIAL EEPROM SECTION

The Microchip Technology Inc. MTA81010 contains a 24LC01B 1K bit Electrically Erasable PROM. The EEPROM is organized as a single block of 128 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 2.5 volts with a standby and active currents of only 5 μ A and 1 mA respectively. The 24LC01B has page-write capability for up to 8 bytes of data.

TABLE 18.1.1 - SEE PROM PIN FUNCTION

Name	Function
V _{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
SEEV _{DD}	+2.5 V to 5.5 V Power Supply
NC	No Connection

FIGURE 18.1.1 - SERIAL EEPROM BLOCK DIAGRAM



19.0 SERIAL EEPROM FUNCTIONAL DESCRIPTION

The 24LC01B supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC01B works as slave. The internal 24LC01B in the MTA81010 is hardwire configured with a device address of 0. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

20.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 20.1.1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last eight will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24LC01B does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Slave Address

The chip address of the internal 24LC01B in the MTA81010 is hardware configured with a device address of XXX.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit control code (1010) for the 24LC01B, followed by three don't care bits.

The eighth bit of slave address determines if the master device wants to read or write to the 24LC01B. (See Figure 20.1.2.)

The 24LC01B monitors the bus for its corresponding control code all the time. It generates an acknowledge bit if the control code was true and it is not in a programming mode.

External devices (e.g. Serial EEPROMs) with the same control code as the internal 24LC01B must not be connected to the same serial bus or a conflict will occur. Devices with different control codes may be connected to the serial bus without risk of conflict.

Operation	Control Code	Chip Select	R/W
Read	1010	XXX	1
Write	1010	XXX	0

FIGURE 20.1.2 - CONTROL BYTE ALLOCATION





FIGURE 20.1.1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS



Byte Write

Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC01B. After receiving another acknowledge signal from the 24LC01B the master device will transmit the data word to be written into the addressed memory location. The 24LC01B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC01B will not generate acknowledge signals. (See Figure 20.1.3).

Page Write

The write control byte, word address and the first data byte are transmitted to the 24LC01B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to eight data bytes to the 24LC01B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 20.1.4).

FIGURE 20.1.3 - BYTE WRITE




FIGURE 20.1.4 - PAGE WRITE




FIGURE 20.1.5 - CURRENT ADDRESS READ




FIGURE 20.1.6 - RANDOM READ





FIGURE 20.1.7 - SEQUENTIAL READ



WRITE PROTECTION

The 24LC01B can be used as a serial ROM when the WP pin is connected to SEEVDD. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24LC01B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24LC01B issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B discontinues transmission. (See Figure 20.1.5).

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC01B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24LC01B will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B discontinues transmission. (See Figure 20.1.6).

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24LC01B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC01B to transmit the next sequentially addressed 8 bit word. (See Figure 20.1.7).

To provide sequential reads the 24LC01B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24LC01B employs a VDD threshold detector circuit which disables the internal erase/write logic if the VDD is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

21.0 PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either VSS or SEEVDD.

If tied to VSS, normal memory operation is enabled (read/write the entire memory 00-7F or 00-FF).

If tied to SEEVDD, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24LC01B as a serial ROM when WP is enabled (tied to SEEVDD).

22.0 SERIAL EEPROM ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. VSS -0.3 V to +6.25 V
Storage temperature -65°C to +150°C
Ambient temp. with power applied -65°C to +125°C
Soldering temperature of leads (10 seconds) .. +300°C
ESD protection on all pins ≥ 4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

22.1 SERIAL EEPROM DC CHARACTERISTICS

DC CHARACTERISTICS		V _{DD} = +2.5 V to +5.5 V Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C			
Parameter	Symbol	Min	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V _{IH}	.7 V _{DD}	—	V	
Low level input voltage	V _{IL}	—	.3 V _{DD}	V	
Hysteresis of Schmitt trigger inputs	V _{HYS}	0.05 V _{DD}	—	V	Note 1
Low level output voltage	V _{OL}	—	.40	V	I _{OL} = 3.0 mA, V _{DD} = 2.5 V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1 V to V _{DD}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1 V to V _{DD}
Internal capacitance (all inputs/outputs)	C _{INT}	—	10	pF	V _{CC} = 5.0 V (Note 1) Tamb = 25°C, F _{CLK} = 1 MHz
Operating current	I _{DDO}	—	3	mA	V _{DD} = 5.5 V SCL = 400 KHz
Standby current	I _{DDS}	—	30	μA	V _{DD} = 3.0 V SDA = SCL = V _{DD}
		—	100	μA	V _{DD} = 5.5 V SDA = SCL = V _{DD}

Note 1: This parameter is periodically sampled and not 100% tested.

FIGURE 22.1.1 - BUS TIMING START/STOP



MTA81010

22.2 SERIAL EEPROM AC CHARACTERISTICS


AC CHARACTERISTICS	Symbol	STANDARD MODE		$V_{DD} = 4.5-5.5V$ FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	F _{CLK}	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.


Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I spec for standard operation.

FIGURE 22.2.1 - BUS TIMING DATA



23.0 PACKAGING DIAGRAMS AND DIMENSIONS

23.1 28-LEAD DUAL IN-LINE PLASTIC (600 MIL)




Package Group: Plastic Dual-In-Line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A1	0.508	—		0.020	—	
A2	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	35.560	37.084		1.400	1.460	
D1	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E1	12.827	13.970		0.505	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	28	28		28	28	
S	0.889	—		0.035	—	
S1	0.508	—		0.020	—	

5

MTA81010

PACKAGE OUTLINES (CONT.)


23.2 28-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 MIL BODY)




Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A_1	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	17.7038	18.0848		0.697	0.712	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	28	28		28	28	
CP	—	0.1016		—	0.004	

23.3 PACKAGE MARKING INFORMATION

28L SOIC



Example




Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.
Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.		

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


MTA81010

PACKAGE MARKING INFORMATION (CONT.)

28L PDIP (.600 mil)



Example



Legend:	MM...M	Microchip part number information
	XX...X	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	C	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which part was assembled.

Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Index

Absolute maximum ratings 26, 44
 PIC AC characteristics (XT,RC,LP) COM/IND 30
 SEEPROM AC characteristics 46
 Block diagrams:
 Chip 4
 I/O Pin 12
 Power On Reset 24
 RTCC (Simplified) 6
 RTCC & WDT 15
 SEEPROM 40
 Brown-out protection circuit 23
 Code protection 25
 Configuration fuses 25
 Data memory map 7
 PIC DC characteristics (XT,RC,LP) COM 27,29
 PIC DC characteristics (XT,RC,LP) IND 28,29
 SEEPROM DC characteristics 45
 External power on reset circuit 23
 Features overview 1
 File register descriptions
 f0 6
 f1 6
 f2 8
 f3 10
 f4 11
 I/O ports 11,12
 ID locations 25
 Indirect addressing 6
 Instruction set 16
 OPTION register 13
 Oscillator 21,22,23
 Oscillator Start-up Timer 23
 OTP devices 3
 Package information 47,48,49,50
 Program memory 9
 PD bit 11
 Pin-out information 1,26,40,44
 Power Down mode (SLEEP) 25
 Power On Reset 23,24,25
 Prescaler (RTCC/WDT) 14,15
 Program Counter 8
 Program memory map 9
 QTP devices 3
 Real Time Clock/Counter (RTCC) 8,9,14,15
 RESET 13
 SLEEP 25
 Stack 9
 Status register 10
 Timing diagrams
 I/O pin 12,33
 Oscillator Start-up timing 31
 Power On Reset 23,24,25
 RTCC timing 8,9,31

TO bit 11
 TRIS registers 13
 Typical characteristics graphs
 IDD vs freq 36
 IOH vs VOH 38
 IOL vs VOL 38
 IPD vs VDD 33,34
 RC osc freq vs temp 32
 RC osc freq vs VDD 32,33
 VIH, VIL of MCLR, RTCC and OSC1 vs VDD 35
 VTH of I/O Pins vs VDD 34
 VTH of OSC1 Input vs VDD 35
 Transconductance of LP Oscillator vs VDD 38
 Transconductance of XT Oscillator vs VDD 38
 WDT Timer Time-out Period vs VDD 37
 W register 13
 WDT 21




Trademarks:
 IBM PC is a trademark of IBM Corporation.
 MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

MTA81010

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





Microchip

MTA11200

TrueGauge™ MTA11200 Battery "Fuel Gauge" and Charge Controller IC

FEATURES

- Digitally integrates battery charge and discharge current to provide an accurate (<3 percent typical) state of charge indication.
- Operates with NiCd or NiMH battery packs, 6VDC to 25 VDC.
- Provides real-time battery data via RS232 link.
 - Remaining capacity in percentage
 - Total Capacity in mA-Hr
 - Battery Voltage
 - Battery Temperature
 - Battery Current
- Includes negative delta peak detection charge controller with thermal and time-out overcharge protection.
- Automatically measures and updates the total capacity of the battery.
- Requests battery conditioning cycle be initiated at regular intervals based on usage.

BENEFITS

- Provides accurate real-time battery "Fuel Gauge" information.
- Extends battery life through regular conditioning cycles.
- Allows use of "dumb" current source for battery charging.
- Resides in a battery pack or in the host equipment.
- Avoids errors due to battery noise, variations in load current, and deep discharge situations.
- Provides total capacity data to help detect imminent battery failure.
- Aids efficiency in power management systems with real-time battery current data.

DESCRIPTION


The MTA11200 is the heart of a simple, low-cost, yet fully-featured solution to battery monitoring and charging. It is designed to operate with either nickel cadmium or nickel-metal hydride battery packs.

By digitally integrating battery charge and discharge current, the MTA11200 accurately determines the battery's state of charge. The battery's total capacity is measured during auto-calibration and is factored into the state of charge calculation. Thus, an accurate indication of percentage of battery capacity remaining is determined.

Automatic calibration occurs when the battery is cycled from full discharge to full charge. The MTA11200 requests conditioning cycles at regular intervals based on battery usage to extend battery life. Additionally, the MTA11200 continually monitors battery condition and can output battery parameters via a RS-232 serial link. These parameters consist of: remaining capacity, total capacity, voltage, current, and temperature.

The MTA11200 is an 28-pin low-power CMOS integrated circuit. Combined with a few simple external components, a complete battery maintenance system can be realized.

FIGURE 1 - TYPICAL NOTEBOOK PC WITH BATTERY FUEL GAUGE



APPLICATIONS

The MTA11200 is ideally suited for use in portable computers, portable video equipment, cellular phones, and other products relying on rechargeable battery technology. The MTA11200 excels in applications where an accurate "fuel gauge" is desired to prevent interruption in use, or data loss due to insufficient battery power.

System Implementation

Figure 1 shows a "typical" PC notebook system utilizing the MTA11200. In this system, the fuel gauge hardware is physically located in the battery pack. Typically, a module consists of a MTA11200 along with the necessary discrete components and will measure approximately .625" by 2.5". The gauge monitors the current entering/leaving the battery by measuring the voltage dropped across the 0.1 ohm resistor. The MTA11200

calculates the battery capacity and transmits it along with battery voltage, battery temperature, and total capacity to the host CPU located on the PC's main board via the RS232 link.


The MTA11200 also directs the wall charger via a single wire interface. The MTA11200 will request charge current anytime the battery is below 96 percent charged. Otherwise the charger should only supply trickle current to the battery pack. When 16 complete charge cycles have been completed, the MTA11200 will indicate that a conditioning cycle is requested. This indication is broadcast via the RS232 link. The user can then be informed of the conditioning cycle request via the PC's main display or by other indicators. The conditioning cycle can then be automatically or manually initiated at the users convenience.

NOTES

MTA11200 TRUEGAUGE

SALES AND SUPPORT

To order or to obtain information, e.g. on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Mouse and Trackball Controller IC

FEATURES

- Single chip two button mouse or trackball controller
- RS232 Serial or IBM PS/2[®] interfaces
- Microsoft[®] mouse and IBM PS/2 mouse compliant
- 1200,O,8,1 - RS232 serial communication protocol
- 10 KHz PS/2 interface
- Fixed resolution
- ESD protection to >4000 volts
- Available In:
 - 18-lead 300 mil PDIP
 - 18-lead 300 mil SOIC
 - 20-lead 209 mil SSOP

DESCRIPTION

The MTA41300 is the heart of a simple, low-cost, mouse or trackball solution. It can be configured to operate as either a IBM PS/2-compatible mouse or a Microsoft-compatible serial mouse. Both interface options are also available when the MTA41300 is used as a trackball controller. The trackball select and drag operation can be accomplished using the optional drag lock input and drag lock LED. This allows for one handed select and drag operation when using a trackball.

The MTA41300 is an 18-lead low-power CMOS integrated circuit. When combined with a few simple external components, a complete mouse or trackball system can be realized.

OPERATION


The MTA41300 always responds to a command sent by the host with an acknowledge byte (FAh) confirming the command received. If the host interrupts the transmission of the acknowledge byte, the MTA41300 discards the complete command. It then receives and acknowledges the next command. Two exceptions to the acknowledge after command received rule exist. The MTA41300 does not issue an acknowledge upon receipt of either the Set Wrap Mode (EEh) or Resend (FEh) commands.

COMMAND SUMMARY-IBM PS/2 MODE

Command	Code
Reset	FFh
Resend	FEh
Set Default	F6h
Disable Reporting	F5h
Enable Reporting	F4h
Set Report Rate	F3h , XXh
Read Device Type	F2h
Set Remote Mode	F0h
Set Wrap Mode	EEh
Reset Wrap Mode	ECh
Read Data	EBh
Set Stream Mode	EAh
Status Request	E9h
Set Resolution	E8h , XXh
Set Scaling	E7h
Reset Scaling	E6h



FIGURE A: PIN CONFIGURATIONS



IBM PS/2 is a registered trademark of IBM Corp.
Microsoft is a registered trademark of Microsoft Corp.

MTA41300

1.0 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
TXD	Output	Data port for RS232 serial data.
MODE	Input	Mode select 1 = PS2 , 0 = RS232 serial.
HORZ1	Input	Horizontal quad Input #1.
HORZ2	Input	Horizontal quad Input #2.
PBTN	Input	Primary mouse button, 0 = button depressed.
SBTN	Input	Secondary mouse button, 0 = button depressed.
DBTN	Input	Optional trackball drag lock button. 0 = button depressed.
VERT1	Input	Vertical quad input #1.
VERT2	Input	Vertical quad input #2.
DLED	Output	Optional trackball drag LED.
OSC1	Input	4 MHz crystal connection
OSC2	Output	4 MHz crystal connection
DATA	I/O	Bi-directional data port for PS2.
CLK	Input	PS2 data clock input.
VDD	Pwr	+5V
Vss	Pwr	Ground

2.0 IBM PS/2 MODE COMMANDS

2.1.1 Reset

Code: FFh

This command initiates a reset sequence in the MTA41300 mouse controller. First, all internal registers and communication parameters are cleared. Next, the status registers are set to the default condition. Finally, the host is notified that the initialization is complete and that the controller is a standard mouse type when the MTA41300 transmits a AAh followed by a 00h.

2.1.2 Resend

Code: FEh

Anytime the MTA41300 controller receives an invalid command, it will transmit a resend command to the host. The controller will ignore the invalid command and continue to operate in its present mode. When any command other than a resend is received by the controller, it will clear its motion and displacement counters.

The host system may send a resend command to the controller if an error is detected in a transmission from the controller. When the controller receives a resend command, it will re-transmit the last data packet transmitted. If the last packet transmitted was a resend command, the packet prior to the last packet will be re-transmitted.

2.1.3 Set Default

Code: FEh

The set default command re-initializes all controller parameters to the power-up state. The controller initial-

izes the following status registers, which only exist to ensure compatibility.

Report rate:	100 reports per second
Scaling:	Linear
Mode:	Streaming
Resolution:	4 counts per mm
Reporting:	Disabled

This command does not initiate self test diagnostics. The controller remains in the disabled state until another command is received from the host.

2.1.4 Disable Reporting

Code: F5h

The disable reporting command prevents data transmission by the controller while it is in the Stream Mode. However, the controller will still respond to other commands. When reporting is disabled, Stream Mode must be disabled prior to the host sending a command that requires a response by the controller.

2.1.5 Enable Reporting

Code: F4h

The enable reporting command allows the controller to transmit data when in Stream Mode. This command has no effect while the controller is in Remote Mode.

2.1.6 Set Report Rate

Code: F3h, XXh

This command updates the report rate status register with the data contained in the second byte of the command. However, the actual report rate remains fixed at 40

times per second. This command only exists to ensure compatibility.

2.1.7 Read Device Type Code: F2h

The controller always transmits a 00h in response to receiving this command.

2.1.8 Set Remote Mode Code: F0h

Remote Mode is entered when the controller receives this command. In Remote Mode, event packets are transmitted to the host only when a read data command is received by the controller.

2.1.9 Set Wrap Mode Code: EEh

Wrap Mode is entered when the controller receives this command. In Wrap Mode, the controller will echo all commands that are received back to the host. Note, the Reset and Reset Wrap commands will cancel Wrap Mode and neither of these commands will be echoed back to the host. Wrap Mode can be enabled in either Reporting Mode, Stream Mode or Remote Mode.

2.1.10 Reset Wrap Mode Code: ECh

This command cancels Wrap Mode. The controller remains in the current Reporting Mode. Note, if the controller enters Wrap Mode while in Stream Mode and then a Reset Mode command is received, the controller will re-enter the Stream Mode with Wrap Mode disabled.

2.1.11 Read Data Code: EBh

The controller will transmit an event packet to the host after a read data command is received. This command can be issued in either the Remote or Stream Modes. The controller will transmit data even if there has not been any button changes or motion since the last report. The controller clears the motion counters after every read data command.

2.1.12 Set Stream Mode Code: EAh

The controller will enter the Stream Mode upon receiving this command. In Stream Mode, event packets are transmitted to the host as they occur.

2.1.13 Status Request Code: E9h

A three byte status report packet will be transmitted in response to this command. These status bytes are defined as follows:

Byte 1:

Bit	Description
0	1= Secondary Button Depressed
1	Reserved
2	1= Primary Button Depressed
3	reserved
4	1=2:1 scaling
5	1=enabled
6	1=Remote Mode
7	reserved

2.1.14 Set Resolution Code: E8h , XXh

This command has no effect and only exists to ensure compatibility. The physical device resolution is always the resolution of the mouse/trackball.

2.1.15 Set Scaling Code: E7h

This command has no effect and only exists to ensure compatibility. The scaling will always be 1:1.

2.1.16 Reset Scaling Code: E6h

This command has no effect and only exists to ensure compatibility. The scaling will always be 1:1.

3.0 MESSAGE DATA FORMATS

3.1 PS/2 Data Message Format

Byte 1:

Bit	Description
0	1= Primary Button Depressed
1	1= Secondary Button Depressed
2	Reserved
3	Reserved
4	X data sign, 1 = negative
5	Y data sign, 1 = negative
6	X data overflow, 1 = overflow
7	Y data overflow, 1 = overflow

Byte 2: Delta X motion

Byte 3: Delta Y motion

3.2 Serial Message Format


Microsoft 3 Byte Format:

Byte	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	1	L	R	V7	V6	H7	H6
2	0	H5	H4	H3	H2	H1	H0
3	0	V5	V4	V3	V2	V1	V0


RS232 Data Frame Format:

Bit	Function
Start Bit	Always = 0
0-7	Data bits, LSB first
Parity Bit	Odd parity
Stop Bit	Always = 1





Microchip Technology Inc.



Microchip Technology Inc.
 2355 West Chandler Blvd.
 Chandler, AZ. 85224


Title MTA41300 Mouse/Trackball Controller - RS232
Size Document Number 41300RSA
REV A
Date: March 31, 1993 | **Sheet** 1 of 1

These schematics are of a design example which is under development. Microchip Technology assumes no responsibility for content and makes no commitment to update this information.





Microchip Technology Inc.



Microchip Technology Inc.
 2355 West Chandler Blvd.
 Chandler, AZ. 85224

Title: MTA41300 Mouse/Trackball Controller - PS2
 Size/Document Number: 41300PSA
 Date: March 31, 1993


These schematics are of a design example which is under development. Microchip Technology assumes no responsibility for circuit operation without a commitment to update this information.

NOTES

MTA41300

SALES AND SUPPORT

To order or to obtain information, e.g. on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



SECTION 6

SERIAL EEPROM PRODUCT SPECIFICATIONS

24C01A	1K (128 x 8) CMOS Serial EEPROM	6- 1
24C02A	2K (256 X 8) CMOS Serial EEPROM	6- 9
24C04A	4K (512 x 8) CMOS Serial EEPROM	6- 17
24LC01B/02B	1K and 2K (128 x 8) CMOS Serial EEPROM	6- 25
24LC04B/08B	4K and 8K (512 x 8) CMOS Serial EEPROM	6- 33
24LC16B	16K (8 x 256 x 8) CMOS Serial EEPROM	6- 41
59C11	1K (128 x 8 or 64 x 16) CMOS Serial EEPROM	6- 49
85C72	1K (128 x 8) CMOS Serial EEPROM	6- 57
85C82	2K (256 x 8) CMOS Serial EEPROM	6- 65
85C92	4K (512 x 8) CMOS Serial EEPROM	6- 73
93C06	256 Bits (16 x 16) CMOS Serial EEPROM	6- 81
93C46	1K (64 x 16) CMOS Serial EEPROM	6- 89
93C56	2K (256 x 8 or 128 x 16) CMOS Serial EEPROM	6- 97
93C66	4K (512 x 8 or 256 x 16) CMOS Serial EEPROM	6- 105
93LC46/56/66	CMOS Serial EEPROM	6- 113
93LC46B/56B/66B	CMOS EEPROM	6- 121
93LCS56	2K CMOS Serial EEPROM	6- 129
93LCS66	4K CMOS Serial EEPROM	6- 141
93AA46/56/66	1.8V CMOS Serial EEPROM	6- 153
24AA01/02	1.8V 1K and 2K CMOS Serial EEPROM	6- 161
24AA04/08	1.8V 4K and 8K CMOS Serial EEPROM	6- 169
24AA16	1.8V 16K CMOS Serial EEPROM	6- 177
24C65	64K CMOS Serial EEPROM	6- 185

1K (128 x 8) CMOS Serial Electrically Erasable PROM



FEATURES

- Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- 1 ms write cycle time for single byte
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention >40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc 24C01A is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 24C01As may be connected to the two wire bus. The 24C01A is available in the standard 8-pin DIP and a surface mount SOIC package.

This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 24LC01B.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS} -0.3 V to +7 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) +300°C
 ESD protection on all pins 4 kV


***Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0, A1, A2	Chip Address Inputs
V _{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
Test	Tie to V _{CC} or V _{SS}
V _{CC}	+5 V Power Supply

DC CHARACTERISTICS					
V _{CC} = +5 V (±10%) Commercial (C): T _{amb} = 0°C to +70°C Industrial (I): T _{amb} = -40°C to +85°C Automotive (E): T _{amb} = -40°C to +125°C (Note 2)					
Parameter	Symbol	Min	Max	Units	Conditions
V _{CC} detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	V _{IH} V _{IL} V _{OL}	V _{CC} x 0.7 -0.3	V _{CC} + 1 V _{CC} x 0.3 0.4	V V V	I _{OL} = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	V _{IH} V _{IL}	V _{CC} - 0.5 -0.3	V _{CC} + 0.5 0.5	V V	
Input leakage current	I _I		10	µA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _O		10	µA	V _{OUT} = 0 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{amb} = +25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = 0°C to 70°C
read cycle	I _{CCR}		4.25 750	mA µA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = (I) and (E) V _{CC} = 5 V, T _{amb} = (C), (I) and (E)
Standby current	I _{CCS}		100	µA	SDA = SCL = V _{CC} = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.

Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.




AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes
Endurance	---	100,000			E/W Cycles	

6

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C01A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C01A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to eight 24C01As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus but require different device codes than the 24C01A (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C01A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C01A must be externally connected to either VCC or ground (Vss), assigning to each 24C01A a unique 3-bit address. Up to eight 24C01As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C01A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C01A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C01A. (See Figure 2.)

The 24C01A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 24C01A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 24C01A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the

word address and will be written into the address pointer of the 24C01A. The most significant bit of the word address is a "Do Not Care" value for the 24C01A. After receiving the acknowledge of the 24C01A, the master device transmits the data word to be written into the addressed memory location. The 24C01A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C01A. (See Figure 3).


PAGE PROGRAM MODE

To program the 24C01A, the master sends addresses and data to the 24C01A which is the slave, (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C01A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One do not care bit and seven address bits.) The 24C01A will generate an acknowledge after every 8-bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C01A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



24C01A

READ MODE

This mode illustrates master device reading data from the 24C01A.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C01A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data

from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will automatically increment from the end of the memory block (128 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C01As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

Test

Must be connected to either Vss or Vcc.

Notes:

- 1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C01A page is 2 bytes long.
- 2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C01A has only one block (128 bytes).

NOTES:

24C01A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24C01A - /P

PACKAGE:

J	CERDIP
P	Plastic DIP
SN	Plastic SOIC (150 mil Body)
SM	Plastic SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank	0° C to +70° C
I	-40° C to +85° C
E	-40° C to +125° C

DEVICE:

24C01A	1K CMOS Serial EEPROM
24C01AT	1K CMOS Serial EEPROM (in Tape & Reel)

2K (256 x 8) CMOS Serial Electrically Erasable PROM



FEATURES

- Low power CMOS technology
- Organized as one block of 256 bytes (256 x 8)
- Hardware write protect for upper 1K (128 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention >40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 24C02A is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 1K (128 x 8). The 24C02A also has a page-write capability for up to 2 bytes of data. Up to eight 24C02As may be connected to the two wire bus. The 24C02A is available in the standard 8-pin DIP and a surface mount SOIC package.

This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 24LC02B.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss-0.3 V to +7 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins 4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0, A1, A2	Chip Address Inputs
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
Vcc	+5 V Power Supply

DC CHARACTERISTICS		Vcc = +5 V (±10%)			
		Commercial (C): Tamb = 0°C to +70°C			
		Industrial (I): Tamb = -40°C to +85°C			
		Automotive (E): Tamb = -40°C to +125°C (Note 2)			
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage	V _{IH}	Vcc x 0.7	Vcc + 1	V	I _{OL} = 3.2 mA (SDA only)
Low level input voltage	V _{IL}	-0.3	Vcc x 0.3	V	
Low level output voltage	V _{OL}		0.4	V	
A0, A1 & A2 pins: High level input voltage	V _{IH}	Vcc - 0.5	Vcc + 0.5	V	
Low level input voltage	V _{IL}	-0.3	0.5	V	
Input leakage current	I _{LI}		10	µA	V _{IN} = 0 V to Vcc
Output leakage current	I _{LO}		10	µA	V _{OUT} = 0 V to Vcc
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{AMB} = 25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	FCLK = 100 kHz, program cycle time = 1 ms, Vcc = 5 V, Tamb = 0°C to 70°C
			4.25	mA	FCLK = 100 kHz, program cycle time = 1 ms, Vcc = 5 V, Tamb = (I) and (E)
read cycle	I _{CCR}		750	µA	Vcc = 5 V, Tamb = (C), (I) and (E)
Standby current	I _{CCS}		100	µA	SDA = SCL = Vcc = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.


Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.



AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes
Endurance	---	100,000			E/W Cycles	

Note 1: As transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C02A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C02A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to eight 24C02As can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 24C02A (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C02A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 24C02A must be externally connected to either Vcc or ground (Vss), assigning to each 24C02A a unique 3-bit address. Up to eight 24C02As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 24C02A.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C02A, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 24C02A. (See Figure 2.)

The 24C02A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 24C02A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 24C02A that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C02A. After receiving the acknowledge of the 24C02A, the master device transmits the data word to be written into the addressed memory location. The 24C02A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C02A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C02A, the master sends addresses and data to the 24C02A which is the slave. (See Figure 3.) This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C02A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 24C02A will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 24C02A will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pin of the 24C02A is connected to V_{cc} (+5 V). The 24C02A will accept slave and word addresses but if the memory accessed is write protected by the WP pin, the 24C02A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the stop condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C02A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: although this is a read mode the address pointer must be written to.) During this period the 24C02A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24C02As can be connected to the bus. These inputs must be connected to either V_{ss} or V_{cc}.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pin must be connected to either V_{ss} or V_{cc}.

If tied to V_{cc}, PROGRAM operations onto the upper half

of memory (addresses 080—0FF) will not be executed. Read operations are possible.

If tied to V_{ss}, normal memory operation is enabled (read/write the entire memory 000—0FF).

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

Notes:

- 1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C02A page is 2 bytes long.
- 2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C02A has only one block (256 bytes).

NOTES:


24C02A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24C02A - /P

	PACKAGE:	J	CERDIP
		P	PLASTIC DIP
		SN	PLASTIC SOIC (150 mil Body)
		SM	PLASTIC SOIC (207 mil Body)
TEMPERATURE RANGE:	Blank	0° C to +70° C	
	I	-40° C to +85° C	
	E	-40° C to +125° C	
DEVICE:	24C02A	2K CMOS Serial EEPROM	
	24C02AT	2K CMOS Serial EEPROM (in Tape & Reel)	

4K (512 x 8) CMOS Serial Electrically Erasable PROM



FEATURES

- Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- Hardware write protect for upper block
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 1ms write cycle time for single byte
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention >40 years
- 8-pin DIP/SOIC packages
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 24C04A is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. A special feature allows a write protection for the upper 256 byte block. The 24C04A also has a page-write capability for up to 8 bytes of data. Up to four 24C04As may be connected to the two wire bus. The 24C04A is available in the standard 8-pin DIP and 8-pin surface mount SOIC package.

This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 24LC04B.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS}-0.3 V to +7 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ...+300°C
 ESD protection on all pins 4 kV


***Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0	No Function, Must be connected to V _{CC} or V _{SS}
A1, A2	Chip Address Inputs
V _{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
V _{CC}	+5 V Power Supply

DC CHARACTERISTICS		V _{CC} = +5 V (±10%) Commercial (C): T _{amb} = 0°C to +70°C Industrial (I): T _{amb} = -40°C to +85°C Automotive: (E): T _{amb} = -40°C to +125°C (Note 2)			
Parameter	Symbol	Min	Max	Units	Conditions
V _{CC} detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	V _{IH} V _{IL} V _{OL}	V _{CC} x 0.7 -0.3	V _{CC} + 1 V _{CC} x 0.3 0.4	V V V	I _{OL} = 3.2 mA (SDA only)
A1 & A2 pins: High level input voltage Low level input voltage	V _{IH} V _{IL}	V _{CC} - 0.5 -0.3	V _{CC} + 0.5 0.5	V V	
Input leakage current	I _{LI}		10	µA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _{LO}		10	µA	V _{OUT} = 0 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{amb} = +25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = 0°C to +70°C
read cycle	I _{CCR}		4.25 750	mA µA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = (I) and (E) V _{CC} = 5 V, T _{amb} = (C), (I) and (E)
Standby current	I _{CCS}		100	µA	SDA = SCL = V _{CC} = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.


Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles



AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	F _{CLK}			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes
Endurance	---	100,000			E/W Cycles	

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 24C04A supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C04A works as slave. Both, master and slave can operate as

transmitter or receiver but the master device determines which mode is activated.

Up to four 24C04As can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to VCC or VSS. Other devices can be connected to the bus but require different device codes than the 24C04A (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24C04A does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS




SLAVE ADDRESS

The chip address inputs A1 and A2 of each 24C04A must be externally connected to either Vcc or ground (Vss), assigning to each 24C04A a unique 2-bit address. Up to four 24C04As may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 24C04A. A0 is not used and must be connected to either Vcc or Vss.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24C04A, followed by the chip address bits A1 and A2. The seventh bit of that byte (BA) is used to select the upper block (addresses 100—1FF) or the lower block (addresses 000—0FF) of the 24C04A.

The eighth bit of slave address determines if the master device wants to read or write to the 24C04A. (See Figure 2.)

The 24C04A monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 24C04A.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 24C04A that a byte with a

word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24C04A. After receiving the acknowledge of the 24C04A, the master device transmits the data word to be written into the addressed memory location. The 24C04A acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 24C04A. (See Figure 3.)


PAGE PROGRAM MODE

To program the 24C04A, the master sends addresses and data to the 24C04A which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 24C04A, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The BA bit transmitted with the slave address is the ninth bit of the address pointer.) The 24C04A will generate an acknowledge after every 8-bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 24C04A will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to eight) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



WRITE PROTECTION

Programming of the upper half of the memory will not take place if the WP pin of the 24C04A is connected to Vcc (+5 V). The 24C04A will accept slave and word addresses but if the memory accessed is write protected by the WP pin, the 24C04A will not generate an acknowledge after the first byte of data has been received, and thus the program cycle will not be started when the STOP condition is asserted.

READ MODE


This mode illustrates master device reading data from the 24C04A.

As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 24C04A generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will not increment through a block (256 byte) boundary, but will rotate back to the first location in that block.



PIN DESCRIPTION

A0

This pin must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 24C04As can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer, SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP Write Protection

This pin must be connected to either Vcc or Vss.

If tied to Vcc, PROGRAM operations onto the upper memory block (addresses 100—1FF) will not be executed. Read operations are possible.

If tied to Vss, normal memory operation is enabled (read/write the entire memory 000—1FF).

This feature allows the user to assign the upper half of the memory as ROM which can be protected against accidental programming. When write is disabled, slave address and word address will be acknowledged but data will not be acknowledged.

Notes:

1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 24C04A page is 8 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 24C04A has two blocks, 256 bytes each.

NOTES:

24C04A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS		
24C04A - /P	PACKAGE:	J CERDIP
		P PLASTIC DIP
		SN PLASTIC SOIC (150 mil Body)
		SM PLASTIC SOIC (207 mil Body)
	TEMPERATURE RANGE:	Blank 0° C to +70° C
		I -40° C to +85° C
		E -40° C to +125° C
	DEVICE:	24C04A 4K CMOS Serial EEPROM
		24C04AT 4K CMOS Serial EEPROM (in Tape and Reel)



24LC01B/02B

1K and 2K CMOS Serial Electrically Erasable PROM



FEATURES

- Single supply with operation down to 2.5 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 5 μ A standby current typical at 3.0 V
- Organized as a single block of 128 bytes (128 x 8) or 256 bytes (256 x 8)
- Two wire serial interface bus
- 100KHz and 400KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8 pin DIP or SOIC package
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION

The Microchip Technology Inc. 24LC01B and 24LC02B are 1K bit and 2K bit Electrically Erasable PROMs. The devices are organized as a single block of 128 x 8 bit or 256 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 2.5 volts with a standby and active currents of only 5 μ A and 1 mA respectively. The 24LC01B and 24LC02B also have page-write capability for up to 8 bytes of data. The 24LC01B and 24LC02B are available in the standard 8-pin DIP and an 8-pin surface mount SOIC package.

6



24LC01B/02B

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. Vss -0.3 V to +6.25 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
Vcc	+2.5 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS					
					Vcc = +2.5 V to +5.5 V Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C
Parameter	Symbol	Min	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V _{IH}	.7 Vcc		V	
Low level input voltage	V _{IL}		.3 Vcc	V	
Hysteresis of Schmidt trigger inputs	V _{HYS}	0.05 VDD	—	V	Note 1
Low level output voltage	V _{OL}		.40	V	I _{OL} = 3.0 mA, Vcc = 2.5 V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1 V to 5.5 V
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1 V to 5.5 V
Internal capacitance (all inputs/outputs)	C _{INT}		10	pF	Vcc = 5.0 V (Note 1) Tamb = 25°C, F _{CLK} = 1 MHz
Operating current	I _{CCO}		3	mA	Vcc = 5.5 V SCL = 400 KHz
Standby current	I _{CCS}		30	μA	Vcc = 3.0 V SDA = SCL = Vcc
			100	μA	Vcc = 5.5 V SDA = SCL = Vcc


Note 1: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	Note 1
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.



24LC01B/02B

FUNCTIONAL DESCRIPTION

The 24LC01B/02B supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC01B/02B works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24LC01B/02B does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS



BUS CHARACTERISTICS

Slave Address


The 24LC01B/02B are software - compatible with older devices such as 24C01A, 24C02A, 24LC01, and 24LC02. A single 24LC02B can be used in place of two 24LC01's, for example, without any modifications to software. The "chip select" portion of the control byte becomes a don't care.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24LC01B/02B, followed by three don't care bits.

The eighth bit of slave address determines if the master device wants to read or write to the 24LC01B/02B. (See Figure 2)

The 24LC01B/02B monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.

Operation	Control Code	Chip Select	R/W
Read	1010	XXX	1
Write	1010	XXX	0



WRITE OPERATION

Byte Write

Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC01B/02B. After receiving another acknowledge signal from the 24LC01B/02B the master device will transmit the data word to be written into the addressed memory location. The 24LC01B/02B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC01B/02B will not generate acknowledge signals. (See Figure 3)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24LC01B/02B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to eight data bytes to the 24LC01B/02B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4)

6




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24LC01B/02B can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24LC01B/02B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24LC01B/02B issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B/02B discontinues transmission. (See Figure 5)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC01B/02B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24LC01B/02B will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B/02B discontinues transmission. (See Figure 6)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24LC01B/02B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC01B/02B to transmit the next sequentially addressed 8 bit word. (See Figure 7)

To provide sequential reads the 24LC01B/02B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24LC01B/02B employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmidt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24LC01B/02B as a serial ROM when WP is enabled (tied to Vcc).

A0, A1, A2

These pins are not used by the 24LC01B/02B. They may be left floating or tied to either Vss or Vcc.

24LC01B/02B

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS	
24LC01B - /P	
PACKAGE:	P PLASTIC DIP SN PLASTIC SOIC (150 mil Body) SM PLASTIC SOIC (207 mil Body)
TEMPERATURE RANGE:	Blank 0° C to +70° C I -40° C to +85° C
DEVICE:	24LC01B 1K CMOS Serial EEPROM 24LC01BT 1K CMOS Serial EEPROM (in Tape and Reel form) 24LC02B 2K CMOS Serial EEPROM 24LC02BT 2K CMOS Serial EEPROM (in Tape and Reel form)



24LC04B/08B


4K and 8K CMOS Serial Electrically Erasable PROM

FEATURES


- Single supply with operation down to 2.5 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 5 μ A standby current typical at 3.0 V
- Organized as two or four blocks of 256 bytes (2 x 256 x 8) and (4 x 256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 KHz and 400 KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin DIP, 8-lead or 14-lead SOIC packages
- Available for extended temperature ranges
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION


The Microchip Technology Inc. 24LC04B/08B is a 4K- or 8K-bit Electronically Erasable PROM. The device is organized as two or four blocks of 256 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 2.5 volts with standby and active currents of only 5 μ A and 1 mA respectively. The 24LC04B/08B also has a page-write capability for up to 16 bytes of data. The 24LC04B/08B is available in the standard 8-pin DIP and both 8-lead and 14-lead surface mount SOIC packages.




PIN CONFIGURATION



DIP Package



8-SOIC Package



14-SOIC Package

24LC04B/08B

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. V_{SS} -0.3 V to +6.25 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
V_{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
V_{CC}	+2.5 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS		$V_{CC} = +2.5$ V to +5.5 V Commercial (C): $T_{amb} = 0^\circ\text{C}$ to +70°C Industrial (I): $T_{amb} = -40^\circ\text{C}$ to +85°C			
Parameter	Symbol	Min	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V_{IH}	.7 V_{CC}	—	V	
Low level input voltage	V_{IL}	—	.3 V_{CC}	V	
Hysteresis of Schmitt trigger inputs	V_{HYS}	0.05 V_{CC}	—	V	Note 1
Low level output voltage	V_{OL}	—	.40	V	$I_{OL} = 3.0$ mA, $V_{CC} = 2.5$ V
Input leakage current	I_{LI}	-10	10	μA	$V_{IN} = .1$ V to V_{CC}
Output leakage current	I_{LO}	-10	10	μA	$V_{OUT} = .1$ V to V_{CC}
Internal capacitance (all inputs/outputs)	C_{INT}	—	10	pF	$V_{CC} = 5.0$ V (Note 1) $T_{amb} = 25^\circ\text{C}$, $F_{CLK} = 1$ MHz
Operating current	I_{CC} WRITE	—	3	mA	$V_{CC} = 5.5$ V $SCL = 400$ KHz
	I_{CC} READ	—	1	mA	
Standby current	I_{CCS}	—	30	μA	$V_{CC} = 3.0$ V $SDA = SCL = V_{CC}$
		—	100	μA	$V_{CC} = 5.5$ V $SDA = SCL = V_{CC}$

Note 1: This parameter is periodically sampled and not 100% tested.




AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	F _{CLK}	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	1,000,000 typical

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.

Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I spec for standard operation.



24LC04B/08B

FUNCTIONAL DESCRIPTION

The 24LC04B/08B supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC04B/08B works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24LC04B/08B does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS



BUS CHARACTERISTICS


Device Addressing and Operation

A control byte is the first byte received following the start condition from the master device. The control byte consists of a four bit control code, for the 24LC04B/08B this is set as 1010 binary for read and write operations. The next three bits of the control byte are the block select bits (B2, B1, B0). B2 is a don't care for both the 24LC04B and 24LC08B; B1 is a don't care for the 24LC04B. They are used by the master device to select which of the two or four 256 word blocks of memory are to be accessed. These bits are in effect the most significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24LC04B/08B monitors the SDA bus checking the device type identifier being transmitted, upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24LC04B/08B will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1010	Block Address	1
Write	1010	Block Address	0

FIGURE 2 - CONTROL BYTE ALLOCATION



X = Don't care. B1 is don't care for 24LC04B.

WRITE OPERATION

Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC04B/08B. After receiving another acknowledge signal from the 24LC04B/08B the master device will transmit the data word to be written into the addressed memory location. The 24LC04B/08B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC04B/08B will not generate acknowledge signals. (See Figure 3)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24LC04B/08B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to sixteen data bytes to the 24LC04B/08B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4)

FIGURE 3 - BYTE WRITE




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24LC04B/08B can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24LC04B/08B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24LC04B/08B issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC04B/08B discontinues transmission. (See Figure 5)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC04B/08B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24LC04B/08B will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC04B/08B discontinues transmission. (See Figure 6)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24LC04B/08B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC04B/08B to transmit the next sequentially addressed 8 bit word. (See Figure 7)

To provide sequential reads the 24LC04B/08B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24LC04B/08B employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24LC04B/08B as a serial ROM when WP is enabled (tied to Vcc).

A0, A1, A2

These pins are not used by the 24LC04B/08B. They may be left floating or tied to either Vss or Vcc.

24LC04B/08B

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24LC04B - / P

PACKAGE:

P	PLASTIC DIP
SL	PLASTIC SOIC (150 mil Body), 14-Lead
SN	PLASTIC SOIC (150 mil Body), 8-Lead
SM	PLASTIC SOIC (207 mil Body), 8-Lead

TEMPERATURE RANGE:

Blank	0° C to +70° C
I	-40° C to +85° C

DEVICE:

24LC04B	4K CMOS Serial EEPROM
24LC04BT	4K CMOS Serial EEPROM (in Tape and Reel Form)
24LC08B	8K CMOS Serial EEPROM
24LC08BT	8K CMOS Serial EEPROM (in Tape and Reel Form)


16K (8 x 256 x 8) CMOS Serial Electrically Erasable PROM

FEATURES




- Single supply with operation down to 2.5 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 5 μ A standby current typical at 3.0 V
- Organized as 8 blocks of 256 bytes (8 x 256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 KHz and 400 KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8 pin DIP, 8-lead or 14-lead SOIC packages
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION

The Microchip Technology Inc. 24LC16B is a 16K bit Electronically Erasable PROM. The device is organized as 8 blocks of 256 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 2.5 volts with standby and active currents of only 5 μ A and 1 mA respectively. The 24LC16B also has a page-write capability for up to 16 bytes of data. The 24LC16B is available in the standard 8-pin DIP and both 8-lead and 14-lead surface mount SOIC packages.



PIN CONFIGURATION



24LC16B

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. V_{SS}-0.3 V to +6.25 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
V _{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
V _{CC}	+2.5 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS					V _{CC} = +2.5 V to +5.5 V
					Commercial (C): T _{amb} = 0°C to +70°C
					Industrial (I): T _{amb} = -40°C to +85°C
Parameter	Symbol	Min	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V _{IH}	.7 V _{CC}	—	V	
Low level input voltage	V _{IL}	—	.3 V _{CC}	V	
Hysteresis of Schmitt trigger inputs	V _{HYS}	0.05 V _{CC}	—	V	Note 1
Low level output voltage	V _{OL}	—	.40	V	I _{OL} = 3.0 mA, V _{CC} = 2.5 V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1 V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}	—	10	pF	V _{CC} = 5.0 V (Note 1) T _{amb} = 25°C, F _{CLK} = 1 MHz
Operating current	I _{CCO}	—	3	mA	V _{CC} = 5.5 V SCL = 400 KHz
Standby current	I _{CCS}	—	30	μA	V _{CC} = 3.0 V SDA = SCL = V _{CC}
		—	100	μA	V _{CC} = 5.5 V SDA = SCL = V _{CC}

Note 1: This parameter is periodically sampled and not 100% tested.




AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	F _{CLK}	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.

Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I spec for standard operation.



FUNCTIONAL DESCRIPTION

The 24LC16B supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC16B works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24LC16B does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS




BUS CHARACTERISTICS

Device Addressing and Operation

A control byte is the first byte received following the start condition from the master device. The control byte consists of a four bit control code, for the 24LC16B this is set as 1010 binary for read and write operations. The next three bits of the control byte are the block select bits (B2, B1, B0). They are used by the master device to select which of the eight 256 word blocks of memory are to be accessed. These bits are in effect the three most significant bits of the word address. It should be noted that the protocol limits the size of the memory to eight blocks of 256 words, therefore the protocol can support only one 24LC16B per system.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24LC16B monitors the SDA bus checking the device type identifier being transmitted, upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24LC16B will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1010	Block Address	1
Write	1010	Block Address	0



WRITE OPERATION

Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC16B. After receiving another acknowledge signal from the 24LC16B the master device will transmit the data word to be written into the addressed memory location. The 24LC16B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC16B will not generate acknowledge signals. (See Figure 3)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24LC16B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to sixteen data bytes to the 24LC16B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4)




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24LC16B can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24LC16B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24LC16B issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC16B discontinues transmission. (See Figure 5)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC16B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24LC16B will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC16B discontinues transmission. (See Figure 6)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24LC16B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC16B to transmit the next sequentially addressed 8 bit word. (See Figure 7)

To provide sequential reads the 24LC16B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24LC16B employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory 000-7FF).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24LC16B as a serial ROM when WP is enabled (tied to Vcc).

A0, A1, A2

These pins are not used by the 24LC16B. They may be left floating or tied to either Vss or Vcc.

24LC16B

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24LC16B - / P

PACKAGE:

P PLASTIC DIP
SL PLASTIC SOIC (150 mil Body), 14-Lead
SN PLASTIC SOIC (150 mil Body), 8-Lead

TEMPERATURE RANGE:

Blank 0° C to +70° C
I -40° C to +85° C

DEVICE:

24LC16B 16K CMOS Serial EEPROM
24LC16BT 16K CMOS Serial EEPROM (in Tape and Reel Form)



1K (128 x 8 or 64 x 16) CMOS Serial Electrically Erasable PROM

FEATURES

- Low power CMOS technology
- Pin selectable memory organization
 - 128 x 8 or 64 x 16 bit organization
- Single 5 volt only operation
- Self timed WRITE, ERASE and WRAL cycles
- Automatic erase before WRITE
- RDY/BSY status information during WRITE
- Power on/off data protection circuitry
- 1,000,000 ERASE/WRITE cycles typical
- Data Retention > 40 Years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 59C11 is a 1K bit Electrically Erasable PROM. The device is configured as 128 x 8 or 64 x 16, selectable externally by means of the control pin ORG. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications. The 59C11 is available in the standard 8-pin DIP and a surface mount SOIC package.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS} -0.3 V to +7.0 V
 Storage temperature -65°C to +150°C
 Ambient temperature with
 power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
V_{SS}	Ground
ORG	Memory Array Organization
RDY/BSY	Ready/Busy Status
V_{CC}	+5 V Power Supply

DC CHARACTERISTICS					
$V_{CC} = +5\text{ V } (\pm 10\%)$ Commercial: $T_{amb} = 0^\circ\text{C to } +70^\circ\text{C}$ Industrial: $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$ Automotive: $T_{amb} = -40^\circ\text{C to } +125^\circ\text{C (Note 3)}$					
Parameter	Symbol	Min	Max	Units	Conditions
V_{CC} detector threshold	V_{TH}	2.8	4.5	V	
High level input voltage	V_{IH}	2.0	$V_{CC} + 1$	V	
Low level input voltage	V_{IL}	-0.3	0.8	V	
High level output voltage	V_{OH}	2.4		V	$I_{OH} = -400\ \mu\text{A}$
Low level output voltage	V_{OL}		0.4	V	$I_{OL} = 3.2\ \text{mA}$
Input leakage current	I_{LI}		10	μA	$V_{IN} = 0\ \text{V to } V_{CC}$ (Note 1)
Output leakage current	I_{LO}		10	μA	$V_{OUT} = 0\ \text{V to } V_{CC}$ (Note 1)
Internal capacitance (all inputs/outputs)	C_{INT}		7	pF	$V_{IN}/V_{OUT} = 0\ \text{V}$ (Note 2) $T_{amb} = 25^\circ\text{C}$, $f = 1\ \text{MHz}$
Operating current (all modes)	I_{CC0}		4	mA	$F_{CLK} = 1\ \text{MHz}$, $V_{CC} = 5.5\ \text{V}$
Standby current	I_{CCS}		100	μA	$CS = 0\ \text{V}$, $V_{CC} = 5.5\ \text{V}$

Note 1: Internal resistor pull-up at Pin 6. Active output at Pin 7.

Note 2: This parameter is periodically sampled and not 100% tested.

Note 3: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.



AC CHARACTERISTICS					
Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	TCKH	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	TCSS	50		ns	
Chip select hold time	TCSH	0		ns	
Chip select low time	TCS	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	TDIH	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = low)	TCZ	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
RDY/BSY delay time	TRBD		400	ns	
Program cycle time (Auto Erase & Write)	TWC		1 15	ms ms	for 8-bit mode for ERAL and WRAL in 8/16-bit modes

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a WRITE cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a WRITE cycle, the device will go into standby mode as soon as the WRITE cycle is completed.

CS must be LOW for 100 ns (TCSL) minimum between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 59C11. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock high time (TCKH) and clock low time (TCKL)). This gives freedom in preparing opcode, address and data for the controlling master.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but a START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto erase/write) cycle.

After detection of a START condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). When that limit has been reached, CLK and DI become "Don't Care" inputs until CS is brought LOW for at least chip select low time (TCSL) and brought HIGH again and a WRITE cycle (if any) is completed.

Data In (DI)

Data In is used to clock in START bit, opcode, address and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK). This output is in HIGH-Z mode except if data is clocked out as a result of a READ instruction.

DI and DO can be connected together to perform a 3-wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is output after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during WRITE cycles.

Organization (ORG)

This input selects the memory array organization. When the ORG pin is connected to +5 V the 64 x 16 organization is selected. When it is connected to ground, the 128 x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 64 x 16 organization. In applications subject to electrical noise, it is recommended that this pin not be left floating, but tied either high or low.

Ready/Busy (RDY/BSY)

Pin 7 provides RDY/BSY status information. RDY/BSY is low if the device is performing a WRITE, ERAL, or WRAL operation. When it is HIGH the internal, self-timed WRITE, ERAL or WRAL operation has been completed and the device is ready to receive a new instruction.

DATA PROTECTION

During power-up, all modes of operation are inhibited until Vcc has reached a level of 2.8 V. During power-down, the source data protection circuitry acts to inhibit all modes when VCC has fallen below 2.8 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, EWEN instruction must be performed before any WRITE, ERAL or WRAL instruction can be executed. After programming is completed, the EWDS instruction offers added protection against unintended data changes.

INSTRUCTION SET		64 X 16 MODE, ORG=1										
Instruction	Start Bit	Opcode	Address						Data In	Data Out	Number of Req. CLK Cycles	
READ	1	1 0 X X	A5	A4	A3	A2	A1	A0	—	D15 – D0	27	
WRITE	1	X 1 X X	A5	A4	A3	A2	A1	A0	D15 – D0	High-Z	27	
EWEN	1	0 0 1 1	X	X	X	X	X	X	—	High-Z	11	
EWDS	1	0 0 0 0	X	X	X	X	X	X	—	High-Z	11	
ERAL	1	0 0 1 0	X	X	X	X	X	X	—	High-Z	11	
WRAL	1	0 0 0 1	X	X	X	X	X	X	D15 – D0	High-Z	27	
		128 X 8 MODE, ORG=0										
Instruction	Start Bit	Opcode	Address						Data In	Data Out	Number of Req. CLK Cycles	
READ	1	1 0 X X	A6	A5	A4	A3	A2	A1	A0	—	D7 – D0	20
WRITE	1	X 1 X X	A6	A5	A4	A3	A2	A1	A0	D7 – D0	High-Z	20
EWEN	1	0 0 1 1	X	X	X	X	X	X	X	—	High-Z	12
EWDS	1	0 0 0 0	X	X	X	X	X	X	X	—	High-Z	12
ERAL	1	0 0 1 0	X	X	X	X	X	X	X	—	High-Z	12
WRAL	1	0 0 0 1	X	X	X	X	X	X	X	D7 – D0	High-Z	20

FUNCTIONAL DESCRIPTION**START Condition**

The START bit is detected by the device if CS and DI are both High with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition) without resulting in any device operation (READ, WRITE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e. clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

Note: CS must go LOW between consecutive instructions.

DI/DO Pins


It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 8- or 16-bit output string. The output data changes during the high state of the system clock (CLK). The dummy bit is output T_{PD} after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 is a one.

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the negative edge of CS, whichever occurs first. D0 remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15 or D7) is always output first, followed by the lower significant bits (D14 - D0 or D6 - D0).




WRITE

The WRITE instruction is followed by 8 or 16 bits of data which are written into the specified address. The most significant data bit (D15 or D7) has to be clocked in first followed by the lower significant data bits (D14 - D0 or D6 - D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an automatic erase cycle on the specified

address before the data are written. The WRITE cycle is completely self timed and commences automatically after the rising edge of the CLK signal for the last data bit (D0).


The WRITE cycle takes 1 ms max for 8-bit mode and 2 ms max for 16-bit mode.



ERASE/WRITE Enable/Disable (EWEN, EWDS)

The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, EWEN instruction has to be performed before any WRITE, ERAL, or WRAL instruction is executed by the device.


For added data protection, the device should be put in the ERASE/WRITE Disable mode (EWDS) after programming operations are completed.



ERASE ALL (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the


EWEN mode. The ERAL cycle is completely self-timed and commences after the rising edge of the CLK signal for the last dummy address bit. ERAL takes 15 ms max.



WRITE ALL (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.


Note: The WRAL does not include an automatic ERASE cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases. The WRAL instruction is used for testing and/or device initialization.



59C11

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





1K (128 x 8) CMOS Serial Electrically Erasable PROM

FEATURES

- Low power CMOS technology
- Organized as one block of 128 bytes (128 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- 100,000 erase/write cycles
- Data retention >40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 85C72 is a 1K bit Electrically Erasable PROM. The device is organized as 128 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. Up to eight 85C72s may be connected to the two wire bus. The 85C72 is available in the standard 8-pin DIP and a surface mount SOIC package.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS}-0.3 V to +7 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins4.0 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0, A1, A2	Chip Address Inputs
VSS	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
NC	No Connect
VCC	+5 V Power Supply

DC CHARACTERISTICS					
Parameter	Symbol	Min	Max	Units	Conditions
VCC detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	V _{IH} V _{IL} V _{OL}	V _{CC} x 0.7 -0.3	V _{CC} + 1 V _{CC} x 0.3 0.4	V V V	I _{OL} = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	V _{IH} V _{IL}	V _{CC} - 0.5 -0.3	V _{CC} + 0.5 0.5	V V	
Input leakage current	I _{LI}		10	μA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _{LO}		10	μA	V _{OUT} = 0 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{amb} = +25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = 0°C to +70°C
			4.25	mA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = (I) and (E)
Read cycle	I _{CCR}		750	μA	V _{CC} = 5 V, T _{amb} = (C), (I) and (E)
Standby current	I _{CCS}		100	μA	SDA = SCL = V _{CC} = 5 V (no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.

Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.




AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes to be written

Note 1: As transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

BUS TIMING DATA



FUNCTIONAL DESCRIPTION

The 85C72 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the start and STOP conditions, while the 85C72 works as slave.

Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

Up to eight 85C72s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 85C72 (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C72 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C72 must be externally connected to either Vcc or ground (Vss), assigning to each 85C72 a unique 3-bit address. Up to eight 85C72s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C72.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C72, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C72. (See Figure 2.)

The 85C72 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode, the master sends addresses and one data byte to the 85C72.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This indicates to the addressed 85C72 that a byte with a word

address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C72. The most significant bit of the word address is a "Do Not Care" value for the 85C72. After receiving the acknowledge of the 85C72, the master device transmits the data word to be written into the addressed memory location. The 85C72 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C72. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C72, the master sends addresses and data to the 85C72 which is the slave. (See Figure 3.) This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C72, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (One "Do Not Care" bit and seven address bits.) The 85C72 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C72 will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



READ MODE

This mode illustrates master device reading data from the 85C72.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode the address pointer must be written to.) During this period the 85C72 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the

slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will automatically increment from the end of the memory block (128 bytes) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C72s can be connected to the bus.

These inputs must be connected to either VSS or VCC.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:

- 1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C72 page is 2 bytes long.
- 2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C72 has only one block (128 bytes).

NOTES:

85C72

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

85C72 - /P

PACKAGE:

J CERDIP
P Plastic DIP
SM Plastic SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank 0° C to +70° C
I -40° C to +85° C
E -40° C to +125° C

DEVICE:

85C72 1K CMOS SERIAL EEPROM
85C72T 1K CMOS SERIAL EEPROM
(in Tape & Reel)



Microchip

85C82



2K (256 x 8) CMOS Serial Electrically Erasable PROM

FEATURES

- Low power CMOS technology
- Organized as one block of 256 bytes (256 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 2 bytes
- 1ms write cycle time for single byte
- 100,000 erase/write cycles
- Data retention >40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 85C82 is a 2K bit Electrically Erasable PROM. The device is organized as 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C82 also has a page-write capability for up to 2 bytes of data. Up to eight 85C82s may be connected to the two wire bus. The 85C82 is available in standard 8-pin DIP and surface mount SOIC package.



6

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS}-0.3 V to +7 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins.....4 kV


*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0, A1, A2	Chip Address Inputs
V _{SS}	Ground
SDA	Serial Address/Data Input/Output
SCL	Serial Clock
NC	No Connect
V _{CC}	+5 V Power Supply

DC CHARACTERISTICS					V _{CC} = +5 V (±10%) Commercial (C): T _{amb} = 0°C to +70°C Industrial (I): T _{amb} = -40°C to +85°C Automotive (E): T _{amb} = -40°C to +125°C (Note 2)
Parameter	Symbol	Min	Max	Units	Conditions
V _{CC} detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	V _{IH} V _{IL} V _{OL}	V _{CC} x 0.7 -0.3	V _{CC} + 1 V _{CC} x 0.3 0.4	V V V	I _{OL} = 3.2 mA (SDA only)
A0, A1 & A2 pins: High level input voltage Low level input voltage	V _{IH} V _{IL}	V _{CC} - 0.5 -0.3	V _{CC} + 0.5 0.5	V V	
Input leakage current	I _{LI}		10	µA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _{LO}		10	µA	V _{OUT} = 0 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{amb} = +25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = 0°C to +70°C
read cycle	I _{CCR}		4.25 750	mA µA	F _{CLK} = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = (I) and (E) V _{CC} = 5 V, T _{amb} = (C), (I) and (E)
Standby current	I _{CCS}		100	µA	SDA = SCL = V _{CC} = 5 V(no PROGRAM active)

Note 1: This parameter is periodically sampled and not 100% tested.

Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles




AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

BUS TIMING DATA



FUNCTIONAL DESCRIPTION

The 85C82 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C82 works as

slave. Both, master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

Up to eight 85C82s can be connected to the bus, selected by the A0, A1 and A2 chip address inputs. Other devices can be connected to the bus, but require different device codes than the 85C82 (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C82 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A0, A1 and A2 of each 85C82 must be externally connected to either Vcc or ground (Vss), assigning to each 85C82 a unique 3-bit address. Up to eight 85C82s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A0, A1 and A2 of the transmitted slave address to the corresponding hardwired logic levels of the selected 85C82.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C82, followed by the chip address bits A0, A1 and A2.

The eighth bit of slave address determines if the master device wants to read or write to the 85C82. (See Figure 2.)

The 85C82 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C82.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic

LOW, are placed onto the bus by the master. This indicates to the addressed 85C82 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C82. After receiving the acknowledge of the 85C82, the master device transmits the data word to be written into the addressed memory location. The 85C82 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C82. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C82, the master sends addresses and data to the 85C82 which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C82, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. The 85C82 will generate an acknowledge after every 8 bits received and store them consecutively in a 2-byte RAM until a stop condition is detected which initiates the internal programming cycle. If more than 2 bytes are transmitted by the master, the 85C82 will terminate the write cycle. This does not affect erase/write cycles of the EEPROM array.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to two) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 2).



READ MODE

This mode illustrates master device reading data from the 85C82.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 85C82 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the data from the addressed location on to the SDA pin,

increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

Note: In all modes, the address pointer will automatically increment from the end of the memory block (256 byte) back to the first location in that block.



PIN DESCRIPTION

A0, A1 and A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 85C82s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal. For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:

- 1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C82 page is 2 bytes long.
- 2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C82 has only one block (256 bytes).

NOTES:

85C82

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

85C82 - /P

PACKAGE:

J	CERDIP
P	Plastic DIP
SM	Plastic SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank	0° C to +70° C
I	-40° C to +85° C
E	-40° C to +125° C

DEVICE:

85C82	2K CMOS Serial EEPROM
85C82T	2K CMOS Serial EEPROM (in Tape & Reel)



4K (512 x 8) CMOS Serial Electrically Erasable PROM

FEATURES


- Low power CMOS technology
- Organized as two blocks of 256 bytes (2 x 256 x 8)
- Two wire serial interface bus
- 5 volt only operation
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 1ms write cycle time for single byte
- 100,000 erase/write cycles
- Data retention >40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C

DESCRIPTION


The Microchip Technology Inc. 85C92 is a 4K bit Electrically Erasable PROM. The device is organized as two blocks of 256 x 8 bit memory with a two wire serial interface. Advanced CMOS technology allows a significant reduction in power over NMOS serial devices. The 85C92 also has a page-write capability for up to 8 bytes of data. Up to four 85C92s may be connected to the two wire bus. The 85C92 is available in the standard 8-pin DIP and a surface mount SOIC package.

PIN CONFIGURATION


DIP Package



SOIC Package



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss-0.3 V to +7 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIN FUNCTION TABLE	
Name	Function
A0	No function. Must be connected to Vcc or Vss
A1, A2	Chip address Inputs
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
NC	No Connect
Vcc	+5 V Power Supply

DC CHARACTERISTICS					
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	V _{TH}	2.8	4.5	V	
SCL and SDA pins: High level input voltage Low level input voltage Low level output voltage	V _{IH} V _{IL} V _{OL}	V _{CC} x 0.7 -0.3	V _{CC} + 1 V _{CC} x 0.3 0.4	V V V	I _{OL} = 3.2 mA (SDA only)
A1 & A2 pins: High level input voltage Low level input voltage	V _{IH} V _{IL}	V _{CC} - 0.5 -0.3	V _{CC} + 0.5 0.5	V V	
Input leakage current	I _{LI}		10	μA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _{LO}		10	μA	V _{OUT} = 0 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7.0	pF	V _{IN} /V _{OUT} = 0 V (Note 1) T _{AMB} = 25°C, f = 1 MHz
Operating current	I _{CCO}		3.5	mA	FCLK = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = 0°C to +70°C
read cycle	I _{CCR}		4.25	mA	FCLK = 100 kHz, program cycle time = 1 ms, V _{CC} = 5 V, T _{amb} = (I) and (E)
Standby current	I _{CCS}		750	μA	V _{CC} = 5 V, T _{amb} = (C), (I) and (E)
			100	μA	SDA = SCL = V _{CC} = 5 V (no PROGRAM active)

V_{CC} = +5 V (±10%)
 Commercial (C): T_{amb} = 0°C to +70°C
 Industrial (I): T_{amb} = -40°C to +85°C
 Automotive (E): T_{amb} = -40°C to +125°C (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.


Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.



AC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units	Remarks
Clock frequency	FCLK			100	kHz	
Clock high time	T _{HIGH}	4000			ns	
Clock low time	T _{LOW}	4700			ns	
SDA and SCL rise time	T _R			1000	ns	
SDA and SCL fall time	T _F			300	ns	
START condition hold time	T _{HD:STA}	4000			ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700			ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0			ns	
Data input setup time	T _{SU:DAT}	250			ns	
Data output delay time	T _{PD}	300		3500	ns	See Note 1
STOP condition setup time	T _{SU:STO}	4700			ns	
Bus free time	T _{BUF}	4700			ns	Time the bus must be free before a new transmission can start
Input filter time constant (SDA and SCL pins)	T _I			100	ns	
Program cycle time	T _{WC}		.4 .4N	1 N	ms ms	Byte Mode Page Mode, N = # of bytes to be written

Note 1: As transmitter the device must provide this internal minimum delay time to bridge the undefined region (min 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.



FUNCTIONAL DESCRIPTION

The 85C92 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 85C92 works as slave. Both, master and slave can operate as transmit-

ter or receiver but the master device determines which mode is activated.

Up to four 85C92s can be connected to the bus, selected by the A1 and A2 chip address inputs. A0 must be tied to Vcc or Vss. Other devices can be connected to the bus but require different device codes than the 85C92 (refer to section Slave Address).

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW

period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 85C92 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




SLAVE ADDRESS

The chip address inputs A1 and A2 of each 85C92 must be externally connected to either Vcc or ground (Vss), assigning to each 85C92 a unique 2-bit address. Up to four 85C92s may be connected to the bus. Chip selection is then accomplished through software by setting the bits A1 and A2 of the slave address to the corresponding hardwired logic levels of the selected 85C92. A0 is not used and must be connected to either Vcc or Vss.

After generating a start condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 85C92, followed by the chip address bits A1 and A2. The seventh bit of that byte (BA) is used to select the upper block (addresses 100—1FF) or the lower block (addresses 000—0FF) of the 85C92.

The eighth bit of slave address determines if the master device wants to read or write to the 85C92. (See Figure 2.)

The 85C92 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.



BYTE PROGRAM MODE

In this mode the master sends addresses and one data byte to the 85C92.

Following the START condition, the device code (4-bit), the slave address (3-bit), and the R/W bit, which is logic LOW, are placed onto the bus by the master. This

indicates to the addressed 85C92 that a byte with a word address will follow after it has generated an acknowledge bit. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 85C92. After receiving the acknowledge of the 85C92, the master device transmits the data word to be written into the addressed memory location. The 85C92 acknowledges again and the master generates a STOP condition. This initiates the internal programming cycle of the 85C92. (See Figure 3.)


PAGE PROGRAM MODE

To program the 85C92, the master sends addresses and data to the 85C92 which is the slave (see Figure 3). This is done by supplying a START condition followed by the 4-bit device code, the 3-bit slave address, and the R/W bit which is defined as a logic LOW for a write. This indicates to the addressed slave that a word address will follow so the slave outputs the acknowledge pulse to the master during the ninth clock pulse. When the word address is received by the 85C92, it places it in the lower 8 bits of the address pointer defining which memory location is to be written. (The BA bit transmitted with the slave address is the ninth bit of the address pointer.) The 85C92 will generate an acknowledge after every 8 bits received and store them consecutively in an 8-byte RAM until a STOP condition is detected which initiates the internal programming cycle. If more than 8 bytes are transmitted by the master, the 85C92 will roll over and overwrite the data beginning with the first received byte. This does not affect erase/write cycles of the EEPROM array and is accomplished as a result of only allowing the address registers bottom 3 bits to increment while the upper 5 bits remain unchanged.

If the master generates a STOP condition after transmitting the first data word (Point 'P' on Figure 3), byte programming mode is entered.

The internal, completely self-timed PROGRAM cycle starts after the STOP condition has been generated by the master and all received (up to 8) data bytes will be written in a serial manner.

The PROGRAM cycle takes N milliseconds, whereby N is the number of received data bytes (N max = 8).



READ MODE

This mode illustrates master device reading data from the 85C92.


As can be seen from Figure 4, the master first sets up the slave and word addresses by doing a write. (Note: Although this is a read mode, the address pointer must be written to.) During this period the 85C92 generates the necessary acknowledge bits as defined in the appropriate section.

The master now generates another START condition and transmits the slave address again, except this time the read/write bit is set into the read mode. After the slave generates the acknowledge bit, it then outputs the

data from the addressed location on to the SDA pin, increments the address pointer and, if it receives an acknowledge from the master, will transmit the next consecutive byte. This autoincrement sequence is only aborted when the master sends a STOP condition instead of an acknowledge.

Note: If the master knows where the address pointer is, it can begin the read sequence at point 'R' indicated on Figure 4 and save time transmitting the slave and word addresses.

In all modes, the address pointer will not increment through a block (256 byte) boundary but will wrap around to the first location in that block.



PIN DESCRIPTION

A0

This pin must be connected to either Vcc or Vss.

A1, A2 Chip Address Inputs

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four 85C92s can be connected to the bus.

These inputs must be connected to either Vss or Vcc.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL LOW. Changes during SCL HIGH are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

NC No Connect

This pin can be left open or used as a tie point.

Notes:

1) A "page" is defined as the maximum number of bytes that can be programmed in a single write cycle. The 85C92 page is 8 bytes long.

2) A "block" is defined as a continuous area of memory with distinct boundaries. The address pointer can not cross the boundary from one block to another. It will however, wrap around from the end of a block to the first location in the same block. The 85C92 has two blocks, 256 bytes each.

NOTES:

85C92

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

85C92 - /P

PACKAGE:

J	CERDIP
P	Plastic DIP
SM	Plastic SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank	0° C to +70° C
I	-40° C to +85° C
E	-40° C to +125° C

DEVICE:

85C92	4K CMOS Serial EEPROM
85C92T	4K CMOS Serial EEPROM (in Tape & Reel)



Microchip

93C06

256 Bits (16 X 16) CMOS Serial Electrically Erasable PROM

FEATURES

- Low power CMOS technology
- 16 x 16 bit memory organization
- Single 5 volt only operation
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- 1,000,000 ERASE/WRITE cycles (typical)
- Data Retention > 40 Years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C
- 2 ms program cycle time


DESCRIPTION

The Microchip Technology Inc. 93C06 is a 256 bit serial Electrically Erasable PROM. The device memory is configured as 16 x 16 bits. Advanced CMOS technology makes this device ideal for low-power non-volatile memory applications. The 93C06 is available in the standard 8-pin DIP and a surface mount SOIC package.


This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 93LC46.

PIN CONFIGURATION


DIP Package



SOIC Package



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS} -0.3 V to +7.0 V
 Storage temperature -65°C to +150°C
 Ambient temperature with
 power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins 4 kV

***Notice:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
V_{SS}	Ground
NC	No Connect; No Internal Connection
V_{CC}	+5 V Power Supply

DC CHARACTERISTICS					
$V_{CC} = +5\text{ V} (\pm 10\%)$ Commercial: $T_{amb} = 0^\circ\text{C to } +70^\circ\text{C}$ Industrial: $T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$ Automotive: $T_{amb} = -40^\circ\text{C to } +125^\circ\text{C}$ (Note 3)					
Parameter	Symbol	Min	Max	Units	Conditions
V_{CC} detector threshold	V_{TH}	2.8	4.5	V	
High level input voltage	V_{IH}	2.0	$V_{CC} + 1$	V	
Low level input voltage	V_{IL}	-0.3	0.8	V	
High level output voltage	V_{OH}	2.4		V	$I_{OH} = -400\ \mu\text{A}$
Low level output voltage	V_{OL}		0.4	V	$I_{OL} = 3.2\ \text{mA}$
Input leakage current	I_{LI}		10	μA	$V_{IN} = 0\ \text{V to } V_{CC}$ (Note 1)
Output leakage current	I_{LO}		10	μA	$V_{OUT} = 0\ \text{V to } V_{CC}$ (Note 1)
Internal capacitance (all inputs/outputs)	C_{INT}		7	pF	$V_{IN}/V_{OUT} = 0\ \text{V}$ (Note 2) $T_{amb} = +25^\circ\text{C}$, $F = 1\ \text{MHz}$
Operating current (all modes)	I_{CC0}		4	mA	$F_{CLK} = 1\ \text{MHz}$, $V_{CC} = 5.5\ \text{V}$
Standby current	I_{CCS}		100	μA	$CS = V_{SS}$, $V_{CC} = 5.5\ \text{V}$

Note 1: Internal resistor pull-up at Pin 6.

Note 2: This parameter is periodically sampled and not 100% tested.

Note 3: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.



AC CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	TCKH	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	TCSS	50		ns	
Chip select hold time	TCSH	0		ns	
Chip select low time	TCSL	100		ns	
Data input setup time	TDIS	100		ns	
Data input hold time	TDIH	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = Low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRAL
Erase cycle time	TEC		1	ms	
Endurance	---	100,000		E/W Cycles	

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C06. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a START condition, the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become "Don't Care" inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a Start bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides READY/ $\overline{\text{BUSY}}$ status information during ERASE and WRITE cycles. READY/ $\overline{\text{BUSY}}$ status information is available on the DO pin if CS is brought high after being low for minimum chip select LOW time (TCSL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3-wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during ERASE and WRITE cycles if the READY/BUSY status information is output by the 93C06.

INSTRUCTION SET											
Instruction	Start BIT	Opcode OP1 OP2	Address				Number of Data In	Data Out	Req. CLK Cycles		
READ	1	1 0	0	0	A3	A2	A1	A0	—	D15 – D0	25
WRITE	1	0 1	0	0	A3	A2	A1	A0	D15 – D0	(RDY/BSY)	25
ERASE	1	1 1	0	0	A3	A2	A1	A0	—	(RDY/BSY)	9
EWEN	1	0 0	1	1	X	X	X	X	—	High-Z	9
EWDS	1	0 0	0	0	X	X	X	X	—	High-Z	9
ERAL	1	0 0	1	0	X	X	X	X	—	(RDY/BSY)	9
WRAL	1	0 0	0	1	X	X	X	X	D15 – D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

START Condition

The start bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is High, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new START condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection and Noise Immunity

During power-up, all modes of operation are inhibited until Vcc has reached a level of 2.8 V. During power-

down, the source data protection circuitry acts to inhibit all modes when Vcc has fallen below 2.8 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE, or WRITE instruction can be executed. After programming is completed, the EWDS instruction offers added protection against unintended data changes.


READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the high state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a "1".

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the negative edge of CS, whichever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first, followed by the lower significant bits (D14 - D0).




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first, followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an

automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely self-timed and commences automatically after the rising edge of the CLK signal for the last data bit (D0).

The WRITE cycle takes 2 ms max.




ERASE Mode

The ERASE instruction forces all the data bits of the specified address to logical "1s". The ERASE cycle is completely self-timed and commences automatically

after the last address bit has been clocked in.


The ERASE cycle takes 1 ms max.



ERASE/WRITE Enable/Disable (EWEN, EWDS)

The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, an EWEN instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed by the

device. For added data protection, the device should be put in the ERASE/WRITE Disable mode (EWDS) after programming operations are completed.




ERASE AII (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and

commences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE AII (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the last data bit (D0) has been clocked in. WRAL takes 15 ms max.

be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.

Note: The WRAL does not include an automatic erase cycle for the chip. Therefore, the WRAL instruction must



NOTES:

93C06

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93C06 -I /P

Package:	J	CERDIP
	P	Plastic DIP
	SN	Plastic SOIC (150 mil Body)
	SM	Plastic SOIC (207 mil Body)
Temperature Range:	Blank	0° C to +70° C
	I	-40° C to +85° C
	E	-40° C to +125° C
Device:	93C06	256-Bit CMOS Serial EEPROM
	93C06T	256-Bit CMOS Serial EEPROM (in Tape & Reel)

1K (64 X 16) CMOS Serial Electrically Erasable PROM

FEATURES



- Low power CMOS technology
- 64 x 16 bit memory organization
- Single 5 volt only operation
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- 1,000,000 ERASE/WRITE cycles (typical)
- Data Retention > 40 years
- 8-pin DIP or SOIC package
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C
- 2 ms program cycle time

DESCRIPTION

The Microchip Technology Inc. 93C46 is a 1K bit serial Electrically Erasable PROM. The device memory is configured as 64 x 16 bits. Advanced CMOS technology makes this device ideal for low-power non-volatile memory applications. The 93C46 is available in the standard 8-pin DIP and a surface mount SOIC package. The 93C46X comes as SOIC only.

This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 93LC46.

6



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. VSS -0.3 V to +7.0 V
 Storage temperature -65°C to +150°C
 Ambient temperature with
 power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Clock
DI	Data In
DO	Data Out
VSS	Ground
NC	No Connect; No Internal Connection
VCC	+5 V Power Supply

DC CHARACTERISTICS					
VCC = +5 V (±10%) Commercial: Tamb = 0°C to +70°C Industrial: Tamb = -40°C to +85°C Automotive: Tamb = -40°C to +125°C (Note 3)					
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	V _{TH}	2.8	4.5	V	
High level input voltage	V _{IH}	2.0	V _{CC} + 1	V	
Low level input voltage	V _{IL}	-0.3	0.8	V	
High level output voltage	V _{OH}	2.4		V	I _{OH} = -400 μA
Low level output voltage	V _{OL}		0.4	V	I _{OL} = 3.2 mA
Input leakage current	I _{LI}		10	μA	V _{IN} = 0 V to V _{CC} (Note 1)
Output leakage current	I _{LO}		10	μA	V _{OUT} = 0 V to V _{CC} (Note 1)
Internal capacitance (all inputs/outputs)	C _{INT}		7	pF	V _{IN} /V _{OUT} = 0 V (Note 2) Tamb = +25°C, f = 1 MHz
Operating current (all modes)	I _{CC0}		4	mA	F _{CLK} = 1 MHz, V _{CC} = 5.5 V
Standby current	I _{CCS}		100	μA	CS = 0 V, V _{CC} = 5.5 V

Note 1: Internal resistor pull-up at Pin 6.

Note 2: This parameter is periodically sampled and not 100% tested.

Note 3: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.



AC CHARACTERISTICS					
Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK		1	MHz	
Clock high time	TCKH	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	
Chip select hold time	Tcsh	0		ns	
Chip select low time	TCSL	100		ns	
Data input setup time	TDis	100		ns	
Data input hold time	TDIH	100		ns	
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time (from CS = low)	Tcz	0	100	ns	CL = 100 pF
Data output disable time (from last clock)	TDDZ	0	400	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (Auto Erase & Write)	Twc		2 15	ms ms	for ERAL and WRAL
Erase cycle time	TEC		1	ms	
Endurance	---	100,000		E/W Cycles	

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C46. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime (with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status. (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., autoERASE/WRITE) cycle.

After detection of a start condition, the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become "Don't Care" inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (TCSL) from the falling edge of the CLK which clocked in the last DI bit (D0 for WRITE, A0 for ERASE) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

DI and DO can be connected together to perform a 3-wire interface (CS, CLK, DI/DO).

Care must be taken with the leading dummy zero which is outputted after a READ command has been detected. Also, the controlling device must not drive the DI/DO bus during Erase and Write cycles if the READY/BUSY status information is outputted by the 93C46.

INSTRUCTION SET											
Instruction	Start BIT	Opcode OP1 OP2	Address				Number of Data In	Data Out	Req. CLK Cycles		
READ	1	1 0	A5	A4	A3	A2	A1	A0	—	D15 – D0	25
WRITE	1	0 1	A5	A4	A3	A2	A1	A0	D15 – D0	(RDY/BSY)	25
ERASE	1	1 1	A5	A4	A3	A2	A1	A0	—	(RDY/BSY)	9
EWEN	1	0 0	1	1	X	X	X	X	—	High-Z	9
EWDS	1	0 0	0	0	X	X	X	X	—	High-Z	9
ERAL	1	0 0	1	0	X	X	X	X	—	(RDY/BSY)	9
WRAL	1	0 0	0	1	X	X	X	X	D15 – D0	(RDY/BSY)	25

FUNCTIONAL DESCRIPTION

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all modes of operation are inhibited until Vcc has reached 2.8 V. During power-down, the

source data protection circuitry acts to inhibit all modes when Vcc has fallen below 2.8 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. After programming is completed, the EWDS instruction offers added protection against unintended data changes.


READ Mode

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy bit (logical 0) precedes the 16-bit output string. The output data changes during the HIGH state of the system clock (CLK). The dummy bit is output TPD after the positive edge of CLK, which was used to clock in the last address bit (A0). Therefore, care must be taken if DI and DO are connected together as a bus contention will occur for one clock cycle if A0 has been a one.

DO will go into HIGH-Z mode with the positive edge of the next CLK cycle. This follows the output of the last data bit D0 or the low going edge of CS, which ever occurs first.

DO remains stable between CLK cycles for an unlimited time as long as CS stays HIGH.

The most significant data bit (D15) is always output first, followed by the lower significant bits (D14 - D0).




WRITE Mode

The WRITE instruction is followed by 16 bits of data which are written into the specified address. The most significant data bit (D15) has to be clocked in first, followed by the lower significant data bits (D14 – D0). If a WRITE instruction is recognized by the device and all data bits have been clocked in, the device performs an

automatic ERASE cycle on the specified address before the data are written. The WRITE cycle is completely self-timed and commences automatically after the rising edge of the CLK for the last data bit (D0).

The WRITE cycle takes 2 ms max.




ERASE Mode

The ERASE instruction forces all the data bits of the specified address to logical "1s". The ERASE cycle is

completely self-timed and commences automatically after the last address bit has been clocked in.


The ERASE cycle takes 1 ms max.



ERASE/WRITE Enable/Disable (EWEN, EWDS)

The device is automatically in the ERASE/WRITE Disable mode (EWDS) after power-up. Therefore, an EWEN instruction has to be performed before any ERASE, WRITE, ERAL, WRAL instruction is executed

by the device. For added data protection, the device should be put in the ERASE/WRITE Disable mode (EWDS) after programming operations are completed.




ERASE All (ERAL)

The entire chip will be erased to logical "1s" if this instruction is received by the device and it is in the EWEN mode. The ERAL cycle is completely self-timed and

commences after the last dummy address bit has been clocked in.

ERAL takes 15 ms max.




WRITE All (WRAL)

The entire chip will be written with the data specified in that command. The WRAL cycle is completely self-timed and commences after the rising edge of the CLK for the last data bit (D0). WRAL takes 15 ms max.

cycle for the chip. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The WRAL instruction is used for testing and/or device initialization.




NOTES:

93C46

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



2K CMOS Serial Electrically Erasable PROM

FEATURES



- Low power CMOS technology
- ORG pin selectable memory organization
256 x 8 or 128 x 16 bit organization
- Single 5 volts only operation
- Max clock at 2MHz
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC packages
(SOIC in JEDEC and EIAJ standards)
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C
- 1 ms byte write time

DESCRIPTION

The Microchip Technology Inc. 93C56 is a 2K bit serial Electrically Erasable PROM. The device memory is configured as 256 x 8 or 128 x 16 bits depending on the ORG pin configuration. Advanced CMOS technology makes this device ideal for low-power non-volatile memory applications. The 93C56 is available in the standard 8-pin DIP and 8-pin surface mount SOIC package.

This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 93LC56.

6



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss-0.3 V to +7.0 V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins3 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
ORG	Memory Array Organization
Test	Connect to Vss or Vcc
Vcc	Power Supply +5 V

DC AND AC ELECTRICAL CHARACTERISTICS		Vcc = +5 V (+10%/-20%)			
		Commercial		(C): Tamb = 0°C to +70°C	
		Industrial		(I): Tamb = -40°C to +85°C	
		(Note 2) Automotive		(E): Tamb = -40°C to +125°C	
Parameter	Symbol	Min	Max	Units	Conditions
Vcc detector threshold	VTH	2.3	4.0	V	
High level input voltage	VIH	2.0	Vcc + 1	V	
Low level input voltage	VIL	-0.3	0.8	V	
High level output voltage	VOH	2.4		V	IOH = -400 µA
Low level output voltage	VOL		0.4	V	IOL = 2.1 mA
Input leakage current	ILI		10	µA	VIN = 0 V to Vcc
Output leakage current	ILO		10	µA	VOUT = 0 V to Vcc
Output capacitance	COUT		7	pF	VIN/VOUT = 0 V; Note 1
Input capacitance	CIN		7	pF	VIN/VOUT = 0 V; Note 1
Operating current (all modes)	ICCO		4	mA	FCLK = 2 MHz; Vcc = 5.5 V
Standby current	Iccs		130	µA	CS = 0 V; Vcc = 5.5 V; x 8 org
			100	µA	CS = 0 V; Vcc = 5.5 V; x 16 org
Endurance	---	100,000		E/W Cycles	
Clock frequency	FCLK		2	MHz	
Clock high time	TCKH	500		ns	
Clock low time	TCKL	500		ns	
Chip select setup time	Tcss	50		ns	Relative to CLK
Chip select hold time	Tcsh	0		ns	Relative to CLK
Chip select low time	Tcsl	100		ns	
Data input setup time	Tdis	100		ns	Relative to CLK
Data input hold time	Tdih	100		ns	Relative to CLK
Data output delay time	TPD		400	ns	CL = 100 pF
Data output disable time	Tcz		100	ns	CL = 100 pF
Status valid time	Tsv		100	ns	CL = 100 pF
Program cycle time (auto ERASE & WRITE)	TWC		1	ms	(x 8 organization)
			2	ms	(x 16 organization)
	TEC		15	ms	ERAL & WRAL mode

Note 1: This parameter is tested at Tamb = 25°C and FCLK = 1 MHz. It is periodically sampled and not 100% tested.

Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.

INSTRUCTION SET FOR 93C56

ORG = 1 (x 16 organization)						
Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	—	D15 - D0	27
EWEN	1	00	1 1 X X X X X X	—	High-Z	11
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	11
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X	D15 - D0	(RDY/BSY)	27
EWDS	1	00	0 0 X X X X X X	—	High-Z	11

ORG = 0 (x 8 organization)						
Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A7 A6 A5 A4 A3 A2 A1 A0	—	D7 - D0	20
EWEN	1	00	1 1 X X X X X X	—	High-Z	12
ERASE	1	11	X A7 A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	12
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	12
WRITE	1	01	X A7 A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	0 1 X X X X X X	D7 - D0	(RDY/BSY)	20
EWDS	1	00	0 0 X X X X X X	—	High-Z	12

FUNCTIONAL DESCRIPTION

The 93C56 can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. When the ORG pin is connected to VCC, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the (x16) organization. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CLK.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all modes of operation are inhibited until VCC has reached 2.3 V. During power-down, the source data protection circuitry acts to inhibit all modes when VCC has fallen below 2.3 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. After programming is completed, the EWDS instruction offers added protection against unintended data changes.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93C56 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data changes, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 1 ms per byte max.

WRITE

The WRITE instruction is followed by 16 bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 1 ms per byte max.

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1". The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (TcSL).

The ERAL cycle takes 15 ms max.

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does not include an automatic ERASE cycle for the device. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (TcSL).

The WRAL cycle takes 15 ms max.

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (TcSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C56. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides $\overline{READY}/\overline{BUSY}$ status information during ERASE and WRITE cycles. $\overline{READY}/\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (T_{CSL}) and an ERASE or WRITE operation has been initiated.


Organization (ORG)

When ORG is connected to Vcc, the (x16) memory organization is selected. When ORG is tied to Vss, the (x8) memory organization is selected. When ORG is left floating, an internal pullup device will select the device in (x16) organization.





Test

This pin is used for test mode only. It is recommended to connect to Vcc or Vss for normal operation.




TIMING DIAGRAMS



TIMING DIAGRAMS (Cont.)



TIMING DIAGRAMS (Cont.)




93C56

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93C56 - /P



PACKAGE:

P PLASTIC DIP
SN PLASTIC SOIC (150 mil Body)
SM PLASTIC SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank 0° C to +70° C
I -40° C to +85° C
E -40° C to +125° C

DEVICE:

93C56 2K CMOS Serial EEPROM
93C56T 2K CMOS Serial EEPROM (in Tape and Reel Form)

4K CMOS Serial Electrically Erasable PROM

FEATURES

- Low power CMOS technology
- ORG pin selectable memory organization
- Single 5 volts only operation
- Max clock at 2MHz
- Self-timed ERASE and WRITE cycles
- Automatic ERASE before WRITE
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC (SOIC in JEDEC and EIAJ standards)
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Automotive: -40°C to +125°C


DESCRIPTION

The Microchip Technology Inc. 93C66 is a 4K bit serial Electrically Erasable PROM. The device memory is configured as 512 x 8 or 256 x 16 bits depending on the ORG pin configuration. Advanced CMOS technology makes this device ideal for low-power non-volatile memory applications. The 93C66 is available in the standard 8-pin DIP and 8-pin surface mount SOIC package.


This device offers fast (1 ms) byte write and extended (-40°C to 125°C) temperature operation. It is recommended that all other applications use Microchip's 93LC66.

PIN CONFIGURATION

DIP Package




SOIC Package



93C66

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS} -0.3 V to +7.0 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins 3 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
V _{SS}	Ground
ORG	Memory Array Organization
Test	Connect to V _{SS} or V _{CC}
V _{CC}	Power Supply +5 V

DC AND AC ELECTRICAL CHARACTERISTICS		V _{CC} = +5 V (+10%/-20%)			
		Commercial		(C): Tamb = 0°C to +70°C	
		Industrial		(I): Tamb = -40°C to +85°C	
		(Note 2) Automotive		(E): Tamb = -40°C to +125°C	
Parameter	Symbol	Min	Max	Units	Conditions
V _{CC} detector threshold	V _{TH}	2.3	4.0	V	
High level input voltage	V _{IH}	2.0	V _{CC} + 1	V	
Low level input voltage	V _{IL}	-0.3	0.8	V	
High level output voltage	V _{OH}	2.4		V	I _{OH} = -400 μA
Low level output voltage	V _{OL}		0.4	V	I _{OL} = 2.1 mA
Input leakage current	I _{LI}		10	μA	V _{IN} = 0 V to V _{CC}
Output leakage current	I _{LO}		10	μA	V _{OUT} = 0 V to V _{CC}
Output capacitance	C _{OUT}		7	pF	V _{IN} /V _{OUT} = 0 V; Note 1
Input capacitance	C _{IN}		7	pF	V _{IN} /V _{OUT} = 0 V; Note 1
Operating current (all modes)	I _{CCO}		4	mA	F _{CLK} = 2 MHz; V _{CC} = 5.5 V
Standby current	I _{CCS}		130	μA	CS = 0 V; V _{CC} = 5.5 V; x 8 org
			100	μA	CS = 0 V; V _{CC} = 5.5 V; x 16 org
Endurance	---	100,000		E/W Cycles	
Clock frequency	F _{CLK}		2	MHz	
Clock high time	T _{CKH}	500		ns	
Clock low time	T _{CKL}	500		ns	
Chip select setup time	T _{CSS}	50		ns	Relative to CLK
Chip select hold time	T _{CSH}	0		ns	Relative to CLK
Chip select low time	T _{CSL}	100		ns	
Data input setup time	T _{DIS}	100		ns	Relative to CLK
Data input hold time	T _{DIH}	100		ns	Relative to CLK
Data output delay time	T _{PD}		400	ns	CL = 100 pF
Data output disable time	T _{CZ}		100	ns	CL = 100 pF
Status valid time	T _{SV}		100	ns	CL = 100 pF
Program cycle time (auto ERASE & WRITE)	T _{WC}		1	ms	(x 8 organization)
			2	ms	(x 16 organization)
	TEC		15	ms	ERAL & WRAL mode

Note 1: This parameter is tested at Tamb = 25°C and F_{CLK} = 1 MHz. It is periodically sampled and not 100% tested.

Note 2: For operation above 85°C, endurance is rated at 10,000 ERASE/WRITE cycles.

INSTRUCTION SET FOR 93C66

ORG = 1 (x 16 organization)						
Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A7 - A0	—	D15 - D0	27
EWEN	1	00	11XXXXXX	—	High-Z	11
ERASE	1	11	A7 - A0	—	(RDY/BSY)	11
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	11
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	27
EWDS	1	00	00XXXXXX	—	High-Z	11

ORG = 0 (x 8 organization)						
Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A8 - A0	—	D7 - D0	20
EWEN	1	00	11XXXXXXXX	—	High-Z	12
ERASE	1	11	A8 - A0	—	(RDY/BSY)	12
ERAL	1	00	10XXXXXXXX	—	(RDY/BSY)	12
WRITE	1	01	A8 - A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	01XXXXXXXX	D7 - D0	(RDY/BSY)	20
EWDS	1	00	00XXXXXXXX	—	High-Z	12

FUNCTIONAL DESCRIPTION

The 93C66 can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. When the ORG pin is connected to VCC, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the (x16) organization. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CLK.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all modes of operation are inhibited until VCC has reached 2.3 V. During power-down, the source data protection circuitry acts to inhibit all modes when VCC has fallen below 2.3 V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. After programming is completed, the EWDS instruction offers added protection against unintended data changes.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93C66 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data changes, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (Tcsl). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 1 ms per byte max.

WRITE

The WRITE instruction is followed by 16 bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns (Tcsl). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 1 ms per byte max.

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1". The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (Tcsl).

The ERAL cycle takes 15 ms max.

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does not include an automatic ERASE cycle for the device. Therefore, the WRAL instruction must be preceded by an ERAL instruction and the chip must be in the EWEN status in both cases.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 100 ns low (Tcsl).

The WRAL cycle takes 15 ms max.

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 100 ns minimum (Tcsl) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93C66. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (T_{CSL}) and an ERASE or WRITE operation has been initiated.


Organization (ORG)

When ORG is connected to Vcc, the (x16) memory organization is selected. When ORG is tied to Vss, the (x8) memory organization is selected. When ORG is left floating, an internal pullup device will select the device in (x16) organization.





Test

This pin is used for test mode only. It is recommended to connect to Vcc or Vss for normal operation.




TIMING DIAGRAMS



TIMING DIAGRAMS (Cont.)



TIMING DIAGRAMS (Cont.)



93C66

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93C66 - /P

PACKAGE:

P	PLASTIC DIP
SN	PLASTIC SOIC (150 mil Body)
SM	PLASTIC SOIC (207 mil Body)

TEMPERATURE RANGE:

Blank	0° C to +70° C
I	-40° C to +85° C
E	-40° C to +125° C

DEVICE:

93C66	4K CMOS Serial EEPROM
93C66T	4K CMOS Serial EEPROM (in Tape and Reel Form)

CMOS Serial Electrically Erasable PROM


FEATURES

- Single supply with programming operation down to 2.0 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 5 μ A standby current (typical) at 3.0 V
- ORG pin selectable memory configuration
 - 128 x 8 or 64 x 16 bit organization (93LC46)
 - 256 x 8 or 128 x 16 bit organization (93LC56)
 - 512 x 8 or 256 x 16 bit organization (93LC66)
- Self-timed ERASE and WRITE cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC and 14-pin SOIC package (SOIC in JEDEC and EIAJ standards)
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION


The Microchip Technology Inc. 93LC46/56/66 are 1K, 2K and 4K low voltage serial Electrically Erasable PROMs. The device memory is configured as x8 or x16 bits depending on the ORG pin setup. Advanced CMOS technology makes these devices ideal for low power non-volatile memory applications. The 93LC Series is available in standard 8-pin DIP and 8/14-pin surface mount SOIC packages. The 93LC46X/56X/66X are offered in "SN" package only.

BLOCK DIAGRAM




PIN CONFIGURATION

DIP Package




93LC46
93LC56
93LC66


SOIC Packages



93LC46
93LC56
93LC66



93LC46X
93LC56X
93LC66X



93LC56
93LC66

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss -0.3V to +7.0V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
ORG	Memory Configuration
NU	Not Utilized
NC	No Connect
Vcc	Power Supply

DC AND AC ELECTRICAL CHARACTERISTICS					Vcc = +2.0V to +6.0V
					Commercial (C): Tamb = 0°C to +70°C
					Industrial (I): Tamb = -40°C to +85°C
Parameter	Symbol	Min	Max	Units	Conditions
High level input voltage	V _{IH1}	2.0	V _{CC} + 1	V	V _{DD} ≥ 2.5V
	V _{IH2}	0.7 V _{CC}	V _{CC} + 1	V	V _{DD} < 2.5V
Low level input voltage	V _{IL1}	-0.3	0.8	V	V _{DD} ≥ 2.5V
	V _{IL2}	-0.3	0.3 V _{CC}	V	V _{DD} < 2.5V
Low level output voltage	V _{OL1}		0.4	V	I _{OL} = 2.1 mA; V _{CC} = 4.5V
	V _{OL2}		0.2	V	I _{OL} = 100 µA; V _{CC} = 2.0V
High level output voltage	V _{OH1}	2.4		V	I _{OH} = -400 µA; V _{CC} = 4.5V
	V _{OH2}	V _{CC} - 0.2		V	I _{OH} = -100 µA; V _{CC} = 2.0V
Input leakage current	I _{LI}	-10	10	µA	V _{IN} = 0.1V to V _{CC}
Output leakage current	I _{LO}	-10	10	µA	V _{OUT} = 0.1V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7	pF	V _{IN} /V _{OUT} = 0 V (Note 1 & 3) Tamb = +25°C, F _{CLK} = 1 MHz
Operating current (read mode)	I _{CCO}		1	mA	F _{CLK} = 2 MHz; V _{CC} = 6.0V
			500	µA	F _{CLK} = 1 MHz; V _{CC} = 3.0V
Standby current	I _{CCS}		100	µA	CLK = CS = 0V; V _{CC} = 6.0V
			30	µA	CLK = CS = 0V; V _{CC} = 3.0V
Endurance	—	100,000		E/W Cycles	1,000,000 E/W cycles typical
Clock frequency	F _{CLK}		2	MHz	V _{CC} ≥ 4.5V
			1	MHz	V _{CC} < 4.5V
Clock high time	T _{CKH}	250		ns	
Clock low time	T _{CKL}	250		ns	
Chip select setup time	T _{CSS}	50		ns	Relative to CLK
Chip select hold time	T _{CSh}	0		ns	Relative to CLK
Chip select low time	T _{CSL}	250		ns	
Data input setup time	T _{DIS}	100		ns	Relative to CLK
Data input hold time	T _{DIH}	100		ns	Relative to CLK
Data output delay time	T _{PD}		400	ns	CL = 100 pF
Data output disable time	T _{CZ}		100	ns	CL = 100 pF (Note 3)
Status valid time	T _{SV}		500	ns	CL = 100 pF
Program cycle time	T _{WC}		10	ms	ERASE/WRITE mode (Note 2)
	T _{EC}		15	ms	ERAL mode
	T _{WL}		30	ms	WRAL mode

Note 1: This parameter is tested at Tamb = 25°C and F_{CLK} = 1 MHz.

Note 2: Typical program cycle time is 4 ms per word.

Note 3: This parameter is periodically sampled and not 100% tested.

INSTRUCTION SET FOR 93LC46: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A5 A4 A3 A2 A1 A0	—	D15 - D0	25
EWEN	1	00	1 1 X X X X	—	High-Z	9
ERASE	1	11	A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	9
ERAL	1	00	1 0 X X X X	—	(RDY/BSY)	9
WRITE	1	01	A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	25
WRAL	1	00	0 1 X X X X	D15 - D0	(RDY/BSY)	25
EWDS	1	00	0 0 X X X X	—	High-Z	9

INSTRUCTION SET FOR 93LC46: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A6 A5 A4 A3 A2 A1 A0	—	D7 - D0	18
EWEN	1	00	1 1 X X X X X	—	High-Z	10
ERASE	1	11	A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	10
ERAL	1	00	1 0 X X X X X	—	(RDY/BSY)	10
WRITE	1	01	A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	18
WRAL	1	00	0 1 X X X X X	D7 - D0	(RDY/BSY)	18
EWDS	1	00	0 0 X X X X X	—	High-Z	10

INSTRUCTION SET FOR 93LC56: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	—	D15 - D0	27
EWEN	1	00	1 1 X X X X X X	—	High-Z	11
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	11
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X	D15 - D0	(RDY/BSY)	27
EWDS	1	00	0 0 X X X X X X	—	High-Z	11

INSTRUCTION SET FOR 93LC56: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A7 A6 A5 A4 A3 A2 A1 A0	—	D7 - D0	20
EWEN	1	00	1 1 X X X X X X X	—	High-Z	12
ERASE	1	11	X A7 A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	12
ERAL	1	00	1 0 X X X X X X X	—	(RDY/BSY)	12
WRITE	1	01	X A7 A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	0 1 X X X X X X X	D7 - D0	(RDY/BSY)	20
EWDS	1	00	0 0 X X X X X X X	—	High-Z	12

INSTRUCTION SET FOR 93LC66: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A7 - A0	—	D15 - D0	27
EWEN	1	00	11XXXXXX	—	High-Z	11
ERASE	1	11	A7 - A0	—	(RDY/BSY)	11
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	11
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	27
EWDS	1	00	00XXXXXX	—	High-Z	11

INSTRUCTION SET FOR 93LC66: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A8 - A0	—	D7 - D0	20
EWEN	1	00	11XXXXXX	—	High-Z	12
ERASE	1	11	A8 - A0	—	(RDY/BSY)	12
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	12
WRITE	1	01	A8 - A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	01XXXXXX	D7 - D0	(RDY/BSY)	20
EWDS	1	00	00XXXXXX	—	High-Z	12

FUNCTIONAL DESCRIPTION

When the ORG pin is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The READY/BUSY status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all programming modes of operation are inhibited until Vcc has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 1.4V at nominal conditions.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93LC46/56/66 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 4 ms per word. (Typical)

WRITE

The WRITE instruction is followed by 16 bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 4 ms per word. (Typical)

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1" state. The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at $V_{cc} = +4.5V$ to $+6.0V$.

The DO pin indicates the $READY/\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The ERAL cycle takes 15 ms max (8 ms typical).

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at $V_{cc} = +4.5V$ to $+6.0V$.

The DO pin indicates the $READY/\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The WRAL cycle takes 30 ms max (16 ms typical).

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LCXX. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).





This pin also provides $READY/\overline{BUSY}$ status information during ERASE and WRITE cycles. $READY/\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (T_{CSL}) and an ERASE or WRITE operation has been initiated.

Organization (ORG)





93LC46/56/66:

When ORG is connected to V_{cc} or floated, the (x16) memory organization is selected. When ORG is tied to V_{ss} , the (x8) memory organization is selected. ORG can only be floated for clock speeds of 1 MHz or less for the (X16) memory organization. For clock speeds greater than 1 MHz, ORG must be tied to V_{cc} or V_{ss} .

TIMING DIAGRAMS



TIMING DIAGRAMS (Cont.)



6

93LC46/56/66

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93LC46/56/66 - /P

PACKAGE:

- P PLASTIC DIP
- SN PLASTIC SOIC (150 mil Body) 8-Lead
- SM PLASTIC SOIC (207 mil Body) 8-Lead
- SL PLASTIC SOIC (150 mil Body) 14-Lead (93LC56/66)

TEMPERATURE RANGE:

- Blank 0° C to +70° C
- I -40° C to +85° C

DEVICE TYPE:

Configuration	(x16) or (x8)
CMOS Serial EEPROM	93LC46/56/66
CMOS Serial EEPROM in alternate pinouts (SN package only)	93LC46X/56X/66X
CMOS Serial EEPROM (in Tape & Reel)	93LC46T/56T/66T
CMOS Serial EEPROM (in Tape & Reel)	93LC46XT/56XT/66XT

93LC46B/56B/66B

CMOS Serial Electrically Erasable PROM


FEATURES

- Single supply with programming operation down to 2.0 volts
- Low power CMOS technology
 - 1 mA active current typical
 - 5 μ A standby current (typical) at 3.0 V
- x16 bit organization
- Self-timed ERASE and WRITE cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC and 14-pin SOIC package (SOIC in JEDEC and EIAJ standards)
- Available for extended temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C

DESCRIPTION


The Microchip Technology Inc. 93LC46B/56B/66B are 1K, 2K and 4K low voltage serial Electrically Erasable PROMs. The device memory is configured as x16. Advanced CMOS technology makes these devices ideal for low power non-volatile memory applications. The 93LC Series is available in standard 8-pin DIP and 8/14-pin surface mount SOIC packages.

BLOCK DIAGRAM




PIN CONFIGURATION

DIP Package




93LC46B
93LC56B
93LC66B


SOIC Packages



93LC46B
93LC56B
93LC66B



93LC46BX
93LC56BX
93LC66BX



93LC56B
93LC66B

93LC46B/56B/66B

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss -0.3V to +7.0V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
NC	No Connect
NU	Not Utilized
Vcc	Power Supply

DC AND AC ELECTRICAL CHARACTERISTICS					Vcc = +2.0V to +6.0V Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C	
Parameter	Symbol	Min	Max	Units	Units	
High level input voltage	VIH1	2.0	Vcc + 1	V	VDD ≥ 2.5V	
	VIH2	0.7 Vcc	Vcc + 1	V	VDD < 2.5V	
Low level input voltage	VIL1	-0.3	0.8	V	VDD ≥ 2.5V	
	VIL2	-0.3	0.3 Vcc	V	VDD < 2.5V	
Low level output voltage	VOL1		0.4	V	IOL = 2.1 mA; Vcc = 4.5V	
	VOL2		0.2	V	IOL = 10 µA; Vcc = 2.0V	
High level output voltage	VOH1	2.4		V	IOH = -400 µA; Vcc = 4.5V	
	VOH2	Vcc-0.2		V	IOH = -10 µA; Vcc = 2.0V	
Input leakage current	ILI	-10	10	µA	VIN = 0.1V to Vcc	
Output leakage current	ILO	-10	10	µA	VOUT = 0.1V to Vcc	
Internal capacitance (all inputs/outputs)	CINT		7	pF	VIN/VOUT = 0 V (Note 1 & 3) Tamb = +25°C, FCLK = 1 MHz	
Operating current (read mode)	Icco		1	mA	FCLK = 2 MHz; Vcc = 6.0V	
			500	µA	FCLK = 1 MHz; Vcc = 3.0V	
Standby current	Iccs		100	µA	CLK = CS = 0V; Vcc = 6.0V	
			30	µA	CLK = CS = 0V; Vcc = 3.0V	
Endurance	—	100,000		E/W Cycles	1,000,000 E/W cycles typical	
Clock frequency	FCLK		2	MHz	Vcc ≥ 4.5V	
			1	MHz	Vcc < 4.5V	
Clock high time	TCKH	250		ns		
Clock low time	TCKL	250		ns		
Chip select setup time	TCSS	50		ns	Relative to CLK	
Chip select hold time	TCSH	0		ns	Relative to CLK	
Chip select low time	TCSL	250		ns		
Data input setup time	TDIS	100		ns	Relative to CLK	
Data input hold time	TDIH	100		ns	Relative to CLK	
Data output delay time	TPD		400	ns	CL = 100 pF	
Data output disable time	TCZ		100	ns	CL = 100 pF (Note 3)	
Status valid time	TSV		500	ns	CL = 100 pF	
Program cycle time	TWC		10	ms	ERASE/WRITE mode (Note 2)	
	TEC		15	ms	ERAL mode	
	TWL		30	ms	WRAL mode	

Note 1: This parameter is tested at Tamb = 25°C and FCLK = 1 MHz.

Note 2: Typical program cycle time is 4 ms per word.

Note 3: This parameter is periodically sampled and not 100% tested.

INSTRUCTION SET FOR 93LC46B

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A5 A4 A3 A2 A1 A0	—	D15 - D0	25
EWEN	1	00	1 1 X X X X	—	High-Z	9
ERASE	1	11	A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	9
ERAL	1	00	1 0 X X X X	—	(RDY/BSY)	9
WRITE	1	01	A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	25
WRAL	1	00	0 1 X X X X	D15 - D0	(RDY/BSY)	25
EWDS	1	00	0 0 X X X X	—	High-Z	9

INSTRUCTION SET FOR 93LC56B

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	—	D15 - D0	27
EWEN	1	00	1 1 X X X X X X	—	High-Z	11
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	11
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X	D15 - D0	(RDY/BSY)	27
EWDS	1	00	0 0 X X X X X X	—	High-Z	11

INSTRUCTION SET FOR 93LC66B

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A7 - A0	—	D15 - D0	27
EWEN	1	00	11XXXXXX	—	High-Z	11
ERASE	1	11	A7 - A0	—	(RDY/BSY)	11
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	11
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	27
EWDS	1	00	00XXXXXX	—	High-Z	11

FUNCTIONAL DESCRIPTION

Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all programming modes of operation are inhibited until Vcc has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 1.4V at nominal conditions.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93LC46B/56B/66B powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 4 ms per word. (Typical)

WRITE

The WRITE instruction is followed by 16 bits of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 4 ms per word. (Typical)

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1" state. The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at $V_{CC} = +4.5V$ to $+6.0V$.

The DO pin indicates the $\overline{READY}/\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The ERAL cycle takes 15 ms max (8 ms typical).

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at $V_{CC} = +4.5V$ to $+6.0V$.

The DO pin indicates the $\overline{READY}/\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The WRAL cycle takes 30 ms max (16 ms typical).

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LCXXB. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)


Data Out is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides $\overline{READY}/\overline{BUSY}$ status information during ERASE and WRITE cycles. $\overline{READY}/\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (T_{CSL}) and an ERASE or WRITE operation has been initiated.

93LC46B/56B/66B


TIMING DIAGRAMS

SYNCHRONOUS DATA TIMING




• The memory automatically cycles to the next register.


READ







EWEN



EWDS



TIMING DIAGRAMS (Cont.)



6

93LC46B/56B/66B

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93LC46B/56B/66B - /P

PACKAGE:

P PLASTIC DIP
SN PLASTIC SOIC (150 mil Body) 8-Lead
SM PLASTIC SOIC (207 mil Body) 8-Lead
SL PLASTIC SOIC (150 mil Body) 14-Lead

TEMPERATURE RANGE:

Blank 0°C to +70°C
I -40°C to +85°C

DEVICE TYPE:

Configuration	
CMOS Serial EEPROM	93LC46B/56B/66B
CMOS Serial EEPROM In Alternate Pinouts (SN pkg. only)	93LC46BX/56BX/66BX
CMOS Serial EEPROM In Tape & Reel	93LC46BT/56BT/66BT
CMOS Serial EEPROM In Tape & Reel	93LC46BXT/56BXT/66BXT



93LCS56


2K CMOS Serial Electrically Erasable PROM

FEATURES

- Single supply with programming operation down to 2.5 V
- Low power CMOS technology
 - 1 mA active current typical
 - 5 μ A standby current (typical) at 3.0 V
- Organized as 128 x 16 bits
- Software write protection of user defined memory space
- Self timed erase and write cycles
- Automatic E/W before WRAL
- Power on/off data protection
- Industry standard 3-wire serial I/O
- Device status signal during E/W
- Sequential READ function
- 1,000,000 E/W cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC and 14-pin SOIC packages
- Commercial: 0°C to +70°C
- Industrial: 40°C to +85°C

DESCRIPTION


The Microchip Technology Inc. 93LCS56 is a 2048 bit low voltage serial Electrically Erasable PROM. The 2K bit memory is configured as 128 x 16 bits. A write protect register is included in order to provide a user defined region of write protected memory. All memory locations greater than or equal to the address placed in the write protect register will be protected from any attempted write or erase operation. It is also possible to protect the address in the write protect register permanently by using a one time only instruction (PRDS). Any attempt to alter data in a register whose address is equal to or greater than the address stored in the protect register will be aborted. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications.




6

PIN CONFIGURATION

DIP Package



SOIC Packages



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. Vss -0.3 V to Vcc +0.3V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
PE	Program Enable
PRE	Protect Register Enable
Vcc	Power Supply

DC AND AC ELECTRICAL CHARACTERISTICS		Vcc = +2.5V to +6.0V			
		Commercial		(C): Tamb = 0°C to +70°C	
		Industrial		(I): Tamb = -40°C to +85°C	
Parameter	Symbol	Min	Max	Units	Conditions
High level input voltage	V _{IH1}	2.0	V _{CC} + 1	V	V _{DD} ≥ 2.5V
	V _{IH2}	0.7 V _{CC}	V _{CC} + 1	V	V _{DD} < 2.5V
Low level input voltage	V _{IL1}	-0.3	0.8	V	V _{DD} ≥ 2.5V
	V _{IL2}	-0.3	0.3 V _{CC}	V	V _{DD} < 2.5V
Low level output voltage	V _{OL1}		0.4	V	I _{OL} = 2.1 mA; V _{CC} = 4.5V
	V _{OL2}		0.2	V	I _{OL} = 100 μA; V _{CC} = 2.5V
High level output voltage	V _{OH1}	2.4		V	I _{OH} = -400 μA; V _{CC} = 4.5V
	V _{OH2}	V _{CC} - 0.2		V	I _{OH} = -100 μA; V _{CC} = 2.5V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = 0.1V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = 0.1V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7	pF	V _{IN} /V _{OUT} = 0 V (Note 1 & 3) Tamb = +25°C, F _{CLK} = 1 MHz
Operating current (read mode)	I _{CCO}		1	mA	F _{CLK} = 2 MHz; V _{CC} = 6.0V
			500	μA	F _{CLK} = 1 MHz; V _{CC} = 3.0V
Standby current	I _{CCS}		100	μA	CLK = CS = 0V; V _{CC} = 6.0V
			30	μA	CLK = CS = 0V; V _{CC} = 3.0V
Endurance	—	100,000		E/W Cycles	1,000,000 E/W cycles typical
Clock frequency	F _{CLK}		2	MHz	V _{CC} ≥ 4.5V
			1	MHz	V _{CC} < 4.5V
Clock high time	T _{CKH}	250		ns	
Clock low time	T _{CKL}	250		ns	
Chip select setup time	T _{CSS}	50		ns	Relative to CLK
Chip select hold time	T _{CSH}	0		ns	Relative to CLK
Chip select low time	T _{CSL}	250		ns	
PRE setup time	T _{PRES}	100		ns	Relative to CLK
PE setup time	T _{PES}	100		ns	Relative to CLK
PRE hold time	T _{PREH}	0		ns	Relative to CLK
PE hold time	T _{PEH}	500		ns	Relative to CLK
Data input setup time	T _{DIS}	100		ns	Relative to CLK
Data input hold time	T _{DIH}	100		ns	Relative to CLK
Data output delay time	T _{PD}		400	ns	CL = 100 pF
Data output disable time	T _{CZ}		100	ns	CL = 100 pF (Note 3)

DC AND AC ELECTRICAL CHARACTERISTICS (CONTINUED)				V _{CC} = +2.5V to +6.0V	
				Commercial	(C): Tamb = 0°C to +70°C
				Industrial	(I): Tamb = -40°C to +85°C
Parameter	Symbol	Min	Max	Units	Conditions
Status valid time	Tsv		500	ns	CL = 100 pF
Program cycle time	TWC		10	ms	ERASE/WRITE mode (Note 2)
	TEC		15	ms	ERAL mode
	TWL		30	ms	WRAL mode

Note 1: This parameter is tested at Tamb = 25°C and FCLK = 1 MHz.

Note 2: Typical program cycle time is 4 ms per word.

Note 3: This parameter is periodically sampled and not 100% tested.

INSTRUCTION SET FOR 93LCS56

93LCS56 (x 16 organization)								
Instruction	SB	Opcode	Address	Data In	Data Out	PRE	PE	Comments
READ	1	10	A7 - A0	—	D15 - D0	0	X	Reads data stored in memory, starting at specified address.
EWEN	1	00	11XXXXXX	—	High-Z	0	1	Erase/Write Enable must precede all programming modes.
ERASE	1	11	A7 - A0	—	(RDY/BSY)	0	1	Erase data at specified address location if address is unprotected.
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	0	1	Erase all registers to "FF". Valid only when Protect Register is cleared.
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	0	1	Writes register if address is unprotected.
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	0	1	Writes all registers. Valid only when Protect Register is cleared.
EWDS	1	00	00XXXXXX	—	High-Z	0	X	Erase/Write Disable deactivates all programming instructions.
PRREAD	1	10	XXXXXXXX	—	A7 - A0	1	X	Reads address stored in Protect Register.
PREN	1	00	11XXXXXX	—	High - Z	1	1	Must immediately precede PRCLEAR, PRWRITE and PRDS instructions.
PRCLEAR	1	11	11111111	—	(RDY/BSY)	1	1	Clears the Protect Register such that all data are NOT write-protected.
PRWRITE	1	01	A7 - A0	—	(RDY/BSY)	1	1	Programs address into Protect Register. Thereafter, memory addresses greater than or equal to the address in Protect Register are write-protected.
PRDS	1	00	00000000	—	(RDY/BSY)	1	1	ONE TIME ONLY instruction after which the address in the Protect Register cannot be altered.

Address A7 bit is a "don't care".

FUNCTIONAL DESCRIPTION

The 93LCS56 is organized as 128 registers by 16 bits. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, WRAL, PRREAD, PREN, PRCLEAR, PRWRITE, and PRDS). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all programming modes of operation are inhibited until Vcc has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 1.4V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (T_{PD}). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93LCS56 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. The PE pin MUST be held "high" while loading the EWEN instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle. The PE pin MUST be latched "high" during loading the ERASE instruction but becomes a "don't care" after loading the instruction.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction. ERASE instruction is valid if specified address is unprotected.

The ERASE cycle takes 4 ms per word typical.

WRITE

The WRITE instruction is followed by 16 bits of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle. The PE pin MUST be latched "high" while loading the WRITE instruction but becomes a "don't care" thereafter.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns (T_{CSL}). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. WRITE instruction is valid only if specified address is unprotected.

The WRITE cycle takes 4 ms per word typical.

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1". The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at V_{CC} = 4.5 to 6V and valid only when Protect Register is cleared.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The ERAL cycle takes 15 ms max (8 ms typical).

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at V_{CC} = 4.5 to 6V and valid only when Protect Register is cleared.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The WRAL cycle takes 30 ms max (16 ms typical).

Note: In order to execute either READ, EWEN, ERAL, WRITE, WRAL, or EWDS instructions, the Protect Register Enable (PRE) pin must be held LOW.

PROTECT REGISTER READ

The Protect Register Read (PRREAD) instruction outputs the address stored in the Protect Register on the DO pin. The PRE pin MUST be held HIGH when loading the instruction and remains HIGH until CS goes LOW. A dummy zero bit precedes the 8-bit output string. The output data bits in the memory Protect Register will toggle on the rising edge of the CLK as in the READ mode.

PROTECT REGISTER ENABLE

The Protect Register Enable (PREN) instruction is used to enable the PRCLEAR, PRWRITE, and PRDS modes. Before the PREN mode can be entered, the device must be in the EWEN mode. Both PRE and PE pins MUST be held "high" while loading the instruction. The PREN instruction MUST immediately precede a PRCLEAR, PRWRITE, or PRDS instruction.

PROTECT REGISTER CLEAR

The Protect Register Clear (PRCLEAR) instruction clears the address stored in the Protect Register and, therefore, enables all registers for programming instructions such as ERASE, ERAL, WRITE, and WRAL. The PRE and PE pin MUST be held HIGH when loading the instruction. Thereafter, PRE and PE pins become "don't care". A PREN instruction must immediately precede a PRCLEAR instruction.

PROTECT REGISTER WRITE

The Protect Register Write (PRWRITE) instruction writes into the Protect Register the address of the first register to be protected. After this instruction is executed, all registers whose memory addresses are greater than or equal to the address pointer specified in the Protect register are protected from any programming instructions. Note that a PREN instruction must be executed before a PRWRITE instruction and, the Protect Register must be cleared (by a PRCLEAR instruction) before executing the PRWRITE instruction. The PRE and PE pins MUST be held HIGH while loading PRWRITE instruction. After the instruction is loaded, they become "don't care".

PROTECT REGISTER DISABLE

The Protect Register Disable (PRDS) instruction is a ONE TIME ONLY instruction to permanently set the address specified in the Protect Register. Any attempts to change the address pointer will be aborted. The PRE and PE pins MUST be held HIGH while loading PRDS instruction. After the instruction is loaded, they become "don't care". Note that a PREN instruction must be executed before a PRDS instruction.

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LCS56. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ and PPREAD mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides $\overline{READY}/\overline{BUSY}$ status information during ERASE and WRITE cycles. $\overline{READY}/\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after held LOW for minimum chip select low time (T_{CSL}) and an ERASE or WRITE operation has been initiated.




Program Enable (PE)

This pin should be held HIGH in the programming mode or when executing the Protect Register programming instructions.




Protect Register Enable (PRE)

This pin should be held HIGH when executing all Protect Register instructions. Otherwise, it must be held LOW for normal operations.




TIMING DIAGRAMS (Cont.)







TIMING DIAGRAMS (Cont.)



TIMING DIAGRAMS (Cont.)







6

93LCS56

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93LCS56 - /P

PACKAGE:

P PLASTIC DIP
SN PLASTIC SOIC (150 mil Body) 8-Lead
SM PLASTIC SOIC (207 mil Body) 8-Lead
SL PLASTIC SOIC (150 mil Body) 14-Lead

TEMPERATURE RANGE:

Blank 0° C to +70° C
I -40° C to +85° C

DEVICE TYPE:

Configuration	(x16) or (x8)
CMOS Serial EEPROM	93LCS56
CMOS Serial EEPROM in alternate pinouts (SN package only)	93LCS56X
CMOS Serial EEPROM (in Tape & Reel)	93LCS56T
CMOS Serial EEPROM (in Tape & Reel)	93LCS56XT



Microchip

93LCS66


4K CMOS Serial Electrically Erasable PROM

FEATURES

- Single supply with programming operation down to 2.5 V
- Low power CMOS technology
 - 1 mA active current typical
 - 5 μ A standby current (typical) at 3.0 V
- Organized as 256 x 16 bits
- Software write protection of user defined memory space
- Self timed erase and write cycles
- Automatic ERAL before WRAL
- Power on/off data protection
- Industry standard 3-wire serial I/O
- Device status signal during E/W
- Sequential READ function
- 1,000,000 E/W cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC and 14-pin SOIC packages
- Commercial: 0°C to 70°C
- Industrial: -40°C to 85°C


DESCRIPTION

The Microchip Technology Inc. 93LCS66 is a 4096 bit low voltage serial Electrically Erasable PROM. The 4K bit memory is configured as 256 x 16 bits. A write protect register is included in order to provide a user defined region of write protected memory. All memory locations greater than or equal to the address placed in the write protect register will be protected from any attempted write or erase operation. It is also possible to protect the address in the write protect register permanently by using a one time only instruction (PRDS). Any attempt to alter data in a register whose address is equal to or greater than the address stored in the protect register will be aborted. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications.





PIN CONFIGURATION

DIP Package



SOIC Packages



93LCS66

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS}.....-0.3 V to V_{CC} +0.3V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
V _{SS}	Ground
PE	Program Enable
PRE	Protect Register Enable
V _{CC}	Power Supply

DC AND AC ELECTRICAL CHARACTERISTICS		V _{CC} = +2.5V to +6.0V			
		Commercial		(C): Tamb = 0°C to +70°C	
		Industrial		(I): Tamb = -40°C to +85°C	
Parameter	Symbol	Min	Max	Units	Conditions
High level input voltage	V _{IH1}	2.0	V _{CC} +1	V	V _{DD} ≥ 2.5V
	V _{IH2}	0.7 V _{CC}	V _{CC} +1	V	V _{DD} < 2.5V
Low level input voltage	V _{IL1}	-0.3	0.8	V	V _{DD} ≥ 2.5V
	V _{IL2}	-0.3	0.3 V _{CC}	V	V _{DD} < 2.5V
Low level output voltage	V _{OL1}		0.4	V	I _{OL} = 2.1 mA; V _{CC} = 4.5V
	V _{OL2}		0.2	V	I _{OL} = 100 μA; V _{CC} = 2.5V
High level output voltage	V _{OH1}	2.4		V	I _{OH} = -400 μA; V _{CC} = 4.5V
	V _{OH2}	V _{CC} -0.2		V	I _{OH} = -100 μA; V _{CC} = 2.5V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = 0.1V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = 0.1V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}		7	pF	V _{IN} /V _{OUT} = 0 V (Note 1 & 3) T _{amb} = +25°C, F _{CLK} = 1 MHz
Operating current (read mode)	I _{CCO}		1	mA	F _{CLK} = 2 MHz; V _{CC} = 6.0V
			500	μA	F _{CLK} = 1 MHz; V _{CC} = 3.0V
Standby current	I _{CCS}		100	μA	CLK = CS = 0V; V _{CC} = 6.0V
			30	μA	CLK = CS = 0V; V _{CC} = 3.0V
Endurance	—	100,000		E/W Cycles	1,000,000 E/W cycles typical
Clock frequency	F _{CLK}		2	MHz	V _{CC} ≥ 4.5V
			1	MHz	V _{CC} < 4.5V
Clock high time	T _{CKH}	250		ns	
Clock low time	T _{CKL}	250		ns	
Chip select setup time	T _{CSS}	50		ns	Relative to CLK
Chip select hold time	T _{CSH}	0		ns	Relative to CLK
Chip select low time	T _{CSL}	250		ns	
PRE setup time	T _{PRES}	100		ns	Relative to CLK
PE setup time	T _{PES}	100		ns	Relative to CLK
PRE hold time	T _{PREH}	0		ns	Relative to CLK
PE hold time	T _{PEH}	500		ns	Relative to CLK
Data input setup time	T _{DIS}	100		ns	Relative to CLK
Data input hold time	T _{DIH}	100		ns	Relative to CLK
Data output delay time	T _{PD}		400	ns	CL = 100 pF
Data output disable time	T _{CZ}		100	ns	CL = 100 pF (Note 3)

DC AND AC ELECTRICAL CHARACTERISTICS (CONTINUED)		Vcc = +2.5V to +6.0V			
		Commercial		(C): Tamb = 0°C to +70°C	
		Industrial		(I): Tamb = -40°C to +85°C	
Parameter	Symbol	Min	Max	Units	Conditions
Status valid time	Tsv		500	ns	CL = 100 pF
Program cycle time	Twc		10	ms	ERASE/WRITE mode (Note 2)
	TEC		15	ms	ERAL mode
	TWL		30	ms	WRAL mode

Note 1: This parameter is tested at Tamb = 25°C and FCLK = 1 MHz.

Note 2: Typical program cycle time is 4 ms per word.

Note 3: This parameter is periodically sampled and not 100% tested.

INSTRUCTION SET FOR 93LCS66

93LCS66 (x 16 organization)								
Instruction	SB	Opcode	Address	Data In	Data Out	PRE	PE	Comments
READ	1	10	A7 - A0	—	D15 - D0	0	X	Reads data stored in memory, starting at specified address.
EWEN	1	00	11XXXXXX	—	High-Z	0	1	Erase/Write Enable must precede all programming modes.
ERASE	1	11	A7 - A0	—	(RDY/BSY)	0	1	Erase data at specified address location if address is unprotected.
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	0	1	Erase all registers to "FF". Valid only when Protect Register is cleared.
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	0	1	Writes register if address is unprotected.
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	0	1	Writes all registers. Valid only when Protect Register is cleared.
EWDS	1	00	00XXXXXX	—	High-Z	0	X	Erase/Write Disable deactivates all programming instructions.
PRREAD	1	10	XXXXXXXX	—	A7 - A0	1	X	Reads address stored in Protect Register.
PREN	1	00	11XXXXXX	—	High - Z	1	1	Must immediately precede PRCLEAR, PRWRITE and PRDS instructions.
PRCLEAR	1	11	11111111	—	(RDY/BSY)	1	1	Clears the Protect Register such that all data are NOT write-protected.
PRWRITE	1	01	A7 - A0	—	(RDY/BSY)	1	1	Programs address into Protect Register. Thereafter, memory addresses greater than or equal to the address in Protect Register are write-protected.
PRDS	1	00	00000000	—	(RDY/BSY)	1	1	ONE TIME ONLY instruction after which the address in the Protect Register cannot be altered.

FUNCTIONAL DESCRIPTION

The 93LCS66 is organized as 256 registers by 16 bits. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, WRAL, PRREAD, PREN, PRCLEAR, PRWRITE, and PRDS). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all programming modes of operation are inhibited until Vcc has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 1.4V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (T_{PD}). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93LCS66 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. The PE pin MUST be held "high" while loading the EWEN instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle. The PE pin MUST be latched "high" during loading the ERASE instruction but becomes a "don't care" after loading the instruction.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction. ERASE instruction is valid if specified address is unprotected.

The ERASE cycle takes 2 ms per word typical.

WRITE

The WRITE instruction is followed by 16 bits (only x 16) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle. The PE pin MUST be latched "high" while loading the WRITE instruction but becomes a "don't care" thereafter.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns (TCSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. WRITE instruction is valid only if specified address is unprotected.

The WRITE cycle takes 2 ms per word typical.

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1". The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at $V_{CC} = +4.5$ to 6V and valid only when Protect Register is cleared.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

The ERAL cycle takes 15 ms max (8 ms typical).

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at $V_{CC} = +4.5$ to 6V and valid only when Protect Register is cleared.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

The WRAL cycle takes 30 ms max (16 ms typical).

Note: In order to execute either READ, EWEN, ERAL, WRITE, WRAL, or EWDS instructions, the Protect Register Enable (PRE) pin must be held LOW.

PROTECT REGISTER READ

The Protect Register Read (PRREAD) instruction outputs the address stored in the Protect Register on the DO pin. The PRE pin MUST be held HIGH when loading the instruction and remains HIGH until CS goes LOW. A dummy zero bit precedes the 8-bit output string. The output data bits in the memory Protect Register will toggle on the rising edge of the CLK as in the READ mode.

PROTECT REGISTER ENABLE

The Protect Register Enable (PREN) instruction is used to enable the PRCLEAR, PRWRITE, and PRDS modes. Before the PREN mode can be entered, the device must be in the EWEN mode. Both PRE and PE pins MUST be held "high" while loading the instruction. The PREN instruction MUST immediately precede a PRCLEAR, PRWRITE, or PRDS instruction.

PROTECT REGISTER CLEAR

The Protect Register Clear (PRCLEAR) instruction clears the address stored in the Protect Register and, therefore, enables all registers for programming instructions such as ERASE, ERAL, WRITE, and WRAL. The PRE and PE pin MUST be held HIGH when loading the instruction. Thereafter, PRE and PE pins become "don't care". A PREN instruction must immediately precede a PRCLEAR instruction.

PROTECT REGISTER WRITE

The Protect Register Write (PRWRITE) instruction writes into the Protect Register the address of the first register to be protected. After this instruction is executed, all registers whose memory addresses are greater than or equal to the address pointer specified in the Protect register are protected from any programming instructions. Note that a PREN instruction must be executed before a PRWRITE instruction and, the Protect Register must be cleared (by a PRCLEAR instruction) before executing the PRWRITE instruction. The PRE and PE pins MUST be held HIGH while loading PRWRITE instruction. After the instruction is loaded, they become "don't care".

PROTECT REGISTER DISABLE

The Protect Register Disable (PRDS) instruction is a ONE TIME ONLY instruction to permanently set the address specified in the Protect Register. Any attempts to change the address pointer will be aborted. The PRE and PE pins MUST be held HIGH while loading PRDS instruction. After the instruction is loaded, they become "don't care". Note that a PREN instruction must be executed before a PRDS instruction.

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LCS66. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ and PRREAD mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides $READY/\overline{BUSY}$ status information during ERASE and WRITE cycles. $READY/\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after held LOW for minimum chip select low time (T_{CSL}) and an ERASE or WRITE operation has been initiated.



Program Enable (PE)

This pin should be held HIGH in the programming mode or when executing the Protect Register programming instructions.


Protect Register Enable (PRE)

This pin should be held HIGH when executing all Protect Register instructions. Otherwise, it must be held LOW for normal operations.




TIMING DIAGRAMS (Cont.)






6





TIMING DIAGRAMS (Cont.)





TIMING DIAGRAMS (Cont.)



6





93LCS66

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93LCS66 - /P

PACKAGE:

- P PLASTIC DIP
- SN PLASTIC SOIC (150 mil Body) 8-Lead
- SM PLASTIC SOIC (207 mil Body) 8-Lead
- SL PLASTIC SOIC (150 mil Body) 14-Lead

TEMPERATURE RANGE:

- Blank 0° C to +70° C
- I -40° C to +85° C

DEVICE TYPE:

Configuration	(x16) or (x8)
CMOS Serial EEPROM	93LCS66
CMOS Serial EEPROM in alternate pinouts (SN package only)	93LCS66X
CMOS Serial EEPROM (in Tape & Reel)	93LCS66T
CMOS Serial EEPROM (in Tape & Reel)	93LCS66XT



93AA46/56/66


1.8 Volt CMOS Serial Electrically Erasable PROMs

FEATURES

- Single supply with programming operation down to 1.8 V
- Low power CMOS technology
 - 70 μ A typical active READ current at 1.8 V
 - 2 μ A typical standby current at 1.8 V
- ORG pin selectable memory configuration
 - 128 x 8 or 64 x 16 bit organization (93AA46)
 - 256 x 8 or 128 x 16 bit organization (93AA56)
 - 512 x 8 or 256 x 16 bit organization (93AA66)
- Self-timed ERASE and WRITE cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin PDIP/SOIC (SOIC in JEDEC and EIAJ standards)

DESCRIPTION


The Microchip Technology Inc. 93AA46/56/66 are 1K, 2K and 4K low voltage serial Electrically Erasable PROMs. The device memory is configured as x8 or x16 bits depending on the ORG pin setup. Advanced CMOS technology makes these devices ideal for low power non-volatile memory applications. The 93AA Series is available in standard 8-pin DIP and surface mount SOIC packages. The rotated pin-out 93AA46X/56X/66X are offered in the "SN" package only.



6


PIN CONFIGURATIONS

DIP Package



93AA46
93AA56
93AA66

SOIC Packages



93AA46
93AA56
93AA66

93AA46X
93AA56X
93AA66X

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs w.r.t. V_{SS}-0.3V to +7.0V
 Storage temperature-65°C to +150°C
 Ambient temp. with power applied-65°C to +125°C
 Soldering temperature of leads (10 seconds) ..+300°C
 ESD protection on all pins 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
V _{SS}	Ground
ORG	Memory Configuration
NU	Not Utilized
V _{CC}	Power Supply

DC AND AC ELECTRICAL CHARACTERISTICS						V _{CC} = +1.8V to +5.5V Commercial (C): T _{amb} = 0°C to +70°C
Parameter	Symbol	Min	Typ	Max	Units	Conditions
High level input voltage	V _{IH1}	2.0		V _{CC} +1	V	V _{DD} ≥ 2.5V
	V _{IH2}	0.7 V _{CC}		V _{CC} +1	V	V _{DD} < 2.5V
Low level input voltage	V _{IL1}	-0.3		0.8	V	V _{DD} ≥ 2.5V
	V _{IL2}	-0.3		0.3 V _{CC}	V	V _{DD} < 2.5V
Low level output voltage	V _{OL1}			0.4	V	I _{OL} = 2.1 μA; V _{CC} = 4.5V
	V _{OL2}			0.2	V	I _{OL} = 100 μA; V _{CC} = 1.8V
High level output voltage	V _{OH1}	2.4			V	I _{OH} = -400 μA; V _{CC} = 4.5V
	V _{OH2}	V _{CC} -0.2			V	I _{OH} = -100 μA; V _{CC} = 1.8V
Input leakage current	I _{LI}	-10		10	μA	V _{IN} = 0.1V to V _{CC}
Output leakage current	I _{LO}	-10		10	μA	V _{OUT} = 0.1V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}			7	pF	V _{IN} /V _{OUT} = 0 V (Note 1 & 2) T _{amb} = +25°C, F _{CLK} = 1 MHz
Operating current (read mode)	I _{CCO}		70	1	mA	F _{CLK} = 2 MHz; V _{CC} = 5.5V F _{CLK} = 1 MHz; V _{CC} = 3.0V F _{CLK} = 1 MHz; V _{CC} = 1.8V
				500	μA	
Standby current	I _{CCS}		2	100	μA	CLK = CS = 0V; V _{CC} = 5.5V CLK = CS = 0V; V _{CC} = 3.0V CLK = CS = 0V; V _{CC} = 1.8V
				30	μA	
Endurance	—	100,000	1,000,000		E/W Cycles	
Clock frequency	F _{CLK}			2	MHz	V _{CC} ≥ 4.5V
				1	MHz	V _{CC} < 4.5V
Clock high time	T _{CKH}	250			ns	
Clock low time	T _{CKL}	250			ns	
Chip select setup time	T _{CSS}	50			ns	Relative to CLK
Chip select hold time	T _{CSH}	0			ns	Relative to CLK
Chip select low time	T _{CSL}	250			ns	
Data input setup time	T _{DIS}	100			ns	Relative to CLK
Data input hold time	T _{DIH}	100			ns	Relative to CLK
Data output delay time	T _{PD}			400	ns	CL = 100 pF
Data output disable time	T _{CZ}			100	ns	CL = 100 pF (Note 2)
Status valid time	T _{SV}			500	ns	CL = 100 pF
Program cycle time	T _{WC}		4	10	ms	ERASE/WRITE mode
	T _{EC}		8	15	ms	ERAL mode (V _{CC} = 5V ± 10%)
	T _{WL}		16	30	ms	WRAL mode (V _{CC} = 5V ± 10%)

Note 1: This parameter is tested at T_{amb} = 25°C and F_{CLK} = 1 MHz.

Note 2: This parameter is periodically sampled and not 100% tested.

INSTRUCTION SET FOR 93AA46: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A5 A4 A3 A2 A1 A0	—	D15 - D0	25
EWEN	1	00	1 1 X X X X	—	High-Z	9
ERASE	1	11	A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	9
ERAL	1	00	1 0 X X X X	—	(RDY/BSY)	9
WRITE	1	01	A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	25
WRAL	1	00	0 1 X X X X	D15 - D0	(RDY/BSY)	25
EWDS	1	00	0 0 X X X X	—	High-Z	9

INSTRUCTION SET FOR 93AA46: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A6 A5 A4 A3 A2 A1 A0	—	D7 - D0	18
EWEN	1	00	1 1 X X X X X	—	High-Z	10
ERASE	1	11	A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	10
ERAL	1	00	1 0 X X X X X	—	(RDY/BSY)	10
WRITE	1	01	A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	18
WRAL	1	00	0 1 X X X X X	D7 - D0	(RDY/BSY)	18
EWDS	1	00	0 0 X X X X X	—	High-Z	10

INSTRUCTION SET FOR 93AA56: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	—	D15 - D0	27
EWEN	1	00	1 1 X X X X X X	—	High-Z	11
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X	—	(RDY/BSY)	11
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X	D15 - D0	(RDY/BSY)	27
EWDS	1	00	0 0 X X X X X X	—	High-Z	11

INSTRUCTION SET FOR 93AA56: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	X A7 A6 A5 A4 A3 A2 A1 A0	—	D7 - D0	20
EWEN	1	00	1 1 X X X X X X X	—	High-Z	12
ERASE	1	11	X A7 A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	12
ERAL	1	00	1 0 X X X X X X X	—	(RDY/BSY)	12
WRITE	1	01	X A7 A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	0 1 X X X X X X X	D7 - D0	(RDY/BSY)	20
EWDS	1	00	0 0 X X X X X X X	—	High-Z	12

INSTRUCTION SET FOR 93AA66: ORG = 1 (x 16 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A7 - A0	—	D15 - D0	27
EWEN	1	00	11XXXXXX	—	High-Z	11
ERASE	1	11	A7 - A0	—	(RDY/BSY)	11
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	11
WRITE	1	01	A7 - A0	D15 - D0	(RDY/BSY)	27
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/BSY)	27
EWDS	1	00	00XXXXXX	—	High-Z	11

INSTRUCTION SET FOR 93AA66: ORG = 0 (x 8 organization)

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
READ	1	10	A8 - A0	—	D7 - D0	20
EWEN	1	00	11XXXXXX	—	High-Z	12
ERASE	1	11	A8 - A0	—	(RDY/BSY)	12
ERAL	1	00	10XXXXXX	—	(RDY/BSY)	12
WRITE	1	01	A8 - A0	D7 - D0	(RDY/BSY)	20
WRAL	1	00	01XXXXXX	D7 - D0	(RDY/BSY)	20
EWDS	1	00	00XXXXXX	—	High-Z	12

FUNCTIONAL DESCRIPTION

When the ORG pin is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the READY/ $\overline{\text{BUSY}}$ status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

Data Protection

During power-up, all programming modes of operation are inhibited until Vcc has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 1.4V at nominal conditions.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

The 93AA46/56/66 power up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 4 ms per word typical.

WRITE

The WRITE instruction is followed by 16 bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (TcSL). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 4 ms per word typical.

ERASE ALL

The ERAL instruction will erase the entire memory array to the logical "1" state. The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at $5V \pm 10\%$.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The ERAL cycle takes 8 ms typical.

WRITE ALL

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at $5V \pm 10\%$.

The DO pin indicates the $\overline{\text{READY}}/\overline{\text{BUSY}}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CSL}).

The WRAL cycle takes 16 ms typical.

PIN DESCRIPTION

Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93AAXX. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (T_{CKH}) and clock LOW time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instructions.

Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).





This pin also provides $\overline{\text{READY}}/\overline{\text{BUSY}}$ status information during ERASE and WRITE cycles. $\overline{\text{READY}}/\overline{\text{BUSY}}$ status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (T_{CSL}) and an ERASE or WRITE operation has been initiated.

Organization (ORG)





93AA46/56/66:

When ORG is connected to V_{CC} , the (x16) memory organization is selected. When ORG is tied to V_{SS} , the (x8) memory organization is selected. ORG can only be floated for clock speeds of 1MHz or less for the (x16) memory organization. For clock speeds greater than 1 MHz, ORG must be tied to V_{CC} or V_{SS} .

TIMING DIAGRAMS



TIMING DIAGRAMS (Cont.)



93AA46/56/66

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

93AA46/56/66 - /P

PACKAGE:

- P PLASTIC DIP
- SN PLASTIC SOIC (150 mil Body) 8-Lead
- SM PLASTIC SOIC (207 mil Body) 8-Lead

TEMPERATURE RANGE:

Blank 0° C to +70° C

DEVICE TYPE:

Configuration	(x16) or (x8)
CMOS Serial EEPROM	93AA46/56/66
CMOS Serial EEPROM in alternate pinouts (SN package only)	93AA46X/56X/66X
CMOS Serial EEPROM (in Tape & Reel)	93AA46T/56T/66T
CMOS Serial EEPROM (in Tape & Reel)	93AA46XT/56XT/66XT

1.8 Volt 1K and 2K CMOS Serial Electrically Erasable PROM



FEATURES

- Single supply with operation down to 1.8 V
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 3 μ A standby current typical at 1.8 V
- Organized as a single block of 128 bytes (128 x 8) or 256 bytes (256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 KHz and 400 KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 8 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin DIP or SOIC package
 - Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 24AA01 and 24AA02 are 1K bit and 2K bit Electrically Erasable PROMs. The devices are organized as a single block of 128 x 8 bit or 256 x 8 bit memory with a two wire serial interface. Low-voltage design permits operation down to 1.8 volts with standby and active currents of only 3 μ A and 1 mA, respectively. The 24AA01 and 24AA02 also have page-write capability for up to 8 bytes of data. The 24AA01 and 24AA02 are available in the standard 8-pin DIP and 8-pin surface mount SOIC packages.

6



ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. Vss -0.3 V to +6.25 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
Vcc	+1.8 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS						
Vcc = +1.8 V to +5.5 V Commercial (C): Tamb = 0°C to +70°C						
Parameter	Symbol	Min	Typ	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V _{IH}	.7 V _{CC}			V	
Low level input voltage	V _{IL}			.3 V _{CC}	V	
Hysteresis of Schmitt trigger inputs	V _{HYS}	0.05 V _{DD}		—	V	Note 1
Low level output voltage	V _{OL}			.40	V	I _{OL} = 3.0 mA, V _{CC} = 1.8 V
Input leakage current	I _{LI}	-10		10	μA	V _{IN} = .1 V to 5.5 V
Output leakage current	I _{LO}	-10		10	μA	V _{OUT} = .1 V to 5.5 V
Internal capacitance (all inputs/outputs)	C _{INT}			10	pF	V _{CC} = 5.0 V (Note 1) Tamb = 25°C, F _{CLK} = 1 MHz
Operating current	I _{CC Write}	—	—	3	mA	V _{CC} =5.5 V, SCL= 400 KHz
	I _{CC Read}	—	0.5	—	mA	V _{CC} =1.8 V, SCL = 100 KHz
		—	—	1	mA	V _{CC} =5.5 V, SCL= 400 KHz
		—	0.05	—	mA	V _{CC} =1.8 V, SCL = 100 KHz
Standby current	I _{CCS}	—	—	100	μA	V _{CC} =5.5 V, SDA = SCL = V _{CC}
		—	—	30	μA	V _{CC} =3.0 V, SDA = SCL = V _{CC}
		—	3	—	μA	V _{CC} =1.8 V, SDA = SCL = V _{CC}


Note 1: This parameter is periodically sampled and not 100% tested.



AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 + 0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 + 0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	Note 1
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 + 0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	1,000,000 typical

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.



FUNCTIONAL DESCRIPTION

The 24AA01/02 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24AA01/02 works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24AA01/02 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS



BUS CHARACTERISTICS

Slave Address


The 24AA01/02 are software-compatible with older devices such as 24C01A, 24C02A, 24LC01, and 24LC02. A single 24AA02 can be used in place of two 24LC01's, for example, without any modifications to software. The "chip select" portion of the control byte becomes a don't care.

After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24AA01/02, followed by three don't care bits.

The eighth bit of slave address determines if the master device wants to read or write to the 24AA01/02. (See Figure 2.)

The 24AA01/02 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.

Operation	Control Code	Chip Select	R/W
Read	1010	XXX	1
Write	1010	XXX	0



WRITE OPERATION

Byte Write

Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24AA01/02. After receiving another acknowledge signal from the 24AA01/02 the master device will transmit the data word to be written into the addressed memory location. The 24AA01/02 acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24AA01/02 will not generate acknowledge signals. (See Figure 3.)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24AA01/02 in the same way as in a byte write. But instead of generating a stop condition the master transmits up to eight data bytes to the 24AA01/02 which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher, order five bits of the word address remains constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4.)




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24AA01/02 can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24AA01/02 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n , the next current address read operation would access data from address $n + 1$. Upon receipt of the slave address with R/W bit set to one, the 24AA01/02 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA01/02 discontinues transmission. (See Figure 5.)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24AA01/02 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24AA01/02 will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA01/02 discontinues transmission. (See Figure 6.)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24AA01/02 transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24AA01/02 to transmit the next sequentially addressed 8 bit word. (See Figure 7.)

To provide sequential reads the 24AA01/02 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24AA01/02 employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24AA01/02 as a serial ROM when WP is enabled (tied to Vcc).

A0, A1, A2

These pins are not used by the 24AA01/02. They may be left floating or tied to either Vss or Vcc.

24AA01/02

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24AA01 - /P

PACKAGE:

P	PLASTIC DIP
SN	PLASTIC SOIC (150 mil Body), 8-Lead
SM	PLASTIC SOIC (207 mil Body), 8-Lead

TEMPERATURE RANGE:

Blank	0° C to +70° C
-------	----------------

DEVICE:

24AA01	1.8V, 1K CMOS Serial EEPROM
24AA01T	1.8V, 1K CMOS Serial EEPROM (in Tape and Reel form)
24AA02	1.8V, 2K CMOS Serial EEPROM
24AA02T	1.8V, 2K CMOS Serial EEPROM (in Tape and Reel form)


1.8 Volt 4K and 8K CMOS Serial Electrically Erasable PROM

FEATURES


- Single supply with operation down to 1.8 V
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 3 μ A standby current typical at 1.8 V
- Organized as 2 or 4 blocks of 256 bytes (2 x 256 x 8) or (4 x 256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 KHz and 400 KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8-pin DIP, 8-lead or 14-lead SOIC packages
 - Commercial: 0°C to +70°C

DESCRIPTION


The Microchip Technology Inc. 24AA04/08 is a 16K bit Electronically Erasable PROM. The device is organized as 2 or 4 blocks of 256 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 1.8 volts with standby and active currents of only 3 μ A and 1 mA respectively. The 24AA04/08 also has a page-write capability for up to 16 bytes of data. The 24AA04/08 is available in the standard 8-pin DIP and both 8-lead and 14-lead surface mount SOIC packages.




PIN CONFIGURATION



DIP Package



8-SOIC Package



14-SOIC Package

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. V_{SS} -0.3 V to +6.25 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
V_{SS}	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
V_{CC}	+1.8 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS		$V_{CC} = +1.8$ V to +5.5 V Commercial (C): $T_{amb} = 0^\circ\text{C}$ to +70°C				
Parameter	Symbol	Min	Typ	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V_{IH}	.7 V_{CC}	—	—	V	
Low level input voltage	V_{IL}	—	—	.3 V_{CC}	V	
Hysteresis of Schmitt trigger inputs	V_{HYS}	0.05 V_{CC}	—	—	V	Note 1
Low level output voltage	V_{OL}	—	—	.40	V	$I_{OL} = 3.0$ mA, $V_{CC} = 1.8$ V
Input leakage current	I_{LI}	-10	—	10	μA	$V_{IN} = .1$ V to V_{CC}
Output leakage current	I_{LO}	-10	—	10	μA	$V_{OUT} = .1$ V to V_{CC}
Internal capacitance (all inputs/outputs)	C_{INT}	—	—	10	pF	$V_{CC} = 5.0$ V (Note 1) $T_{amb} = 25^\circ\text{C}$, $F_{CLK} = 1$ MHz
Operating current	I_{CC} WRITE	—	—	3	mA	$V_{CC} = 5.5$ V, SCL = 400 KHz
	I_{CC} READ	—	.05	—	mA	$V_{CC} = 1.8$ V, SCL = 100 KHz
Standby current	I_{CCS}	—	—	1	mA	$V_{CC} = 5.5$ V, SCL = 400 KHz
		—	—	—	μA	$V_{CC} = 1.8$ V, SCL = 100 KHz
		—	—	100	μA	$V_{CC} = 5.5$ V, SDA=SCL= V_{CC}
—	—	—	—	30	μA	$V_{CC} = 3.0$ V, SDA=SCL= V_{CC}
—	—	—	3	—	μA	$V_{CC} = 1.8$ V, SDA=SCL= V_{CC}

Note 1: This parameter is periodically sampled and not 100% tested.




AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	1,000,000 typical

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.

Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I spec for standard operation.



FUNCTIONAL DESCRIPTION

The 24AA04/08 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24AA04/08 works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24AA04/08 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




BUS CHARACTERISTICS

Device Addressing and Operation

A control byte is the first byte received following the start condition from the master device. The control byte consists of a four bit control code, for the 24AA04/08 this is set as 1010 binary for read and write operations. The next three bits of the control byte are the block select bits (B2, B1, B0). B2 is a don't care for both the 24AA04 and 24AA08; B1 is a don't care for the 24AA04. They are used by the master device to select which of the two or four 256 word blocks of memory are to be accessed. These bits are in effect the most significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24AA04/08 monitors the SDA bus checking the device type identifier being transmitted, upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24AA04/08 will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1010	Block Address	1
Write	1010	Block Address	0



WRITE OPERATION

Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24AA04/08. After receiving another acknowledge signal from the 24AA04/08 the master device will transmit the data word to be written into the addressed memory location. The 24AA04/08 acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24AA04/08 will not generate acknowledge signals. (See Figure 3.)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24AA04/08 in the same way as in a byte write. But instead of generating a stop condition the master transmits up to sixteen data bytes to the 24AA04/08 which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4.)




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24AA04/08 can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24AA04/08 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24AA04/08 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA04/08 discontinues transmission. (See Figure 5.)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24AA04/08 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24AA04/08 will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA04/08 discontinues transmission. (See Figure 6.)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24AA04/08 transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24AA04/08 to transmit the next sequentially addressed 8 bit word. (See Figure 7.)

To provide sequential reads the 24AA04/08 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24AA04/08 employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24AA04/08 as a serial ROM when WP is enabled (tied to Vcc).


A0, A1, A2

These pins are not used by the 24AA04/08. They may be left floating or tied to either Vss or Vcc.

24AA04/08

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.




1.8 Volt 16K CMOS Serial Electrically Erasable PROM

FEATURES


- Single supply with operation down to 1.8 V
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5 V
 - 3 μ A standby current typical at 1.8 V
- Organized as 8 blocks of 256 bytes (8 x 256 x 8)
- Two wire serial interface bus
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 KHz and 400 KHz compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000 V
- 1,000,000 ERASE/WRITE cycles (typical)
- Data retention > 40 years
- 8 pin DIP, 8-lead or 14-lead SOIC packages
- Available for extended temperature ranges
 - Commercial: 0°C to +70°C

DESCRIPTION

The Microchip Technology Inc. 24AA16 is a 1.8 volt 16K bit Electrically Erasable PROM. The device is organized as 8 blocks of 256 x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 1.8 volts with standby and active currents of only 3 μ A and 1 mA, respectively. The 24AA16 also has a page-write capability for up to 16 bytes of data. The 24AA16 is available in the standard 8-pin DIP and both 8-lead and 14-lead surface mount SOIC packages.



PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. Vss -0.3 V to +6.25 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) .. +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
Vcc	+1.8 V to 5.5 V Power Supply
A0, A1, A2	No Connection

DC CHARACTERISTICS		Vcc = +1.8 V to +5.5 V Commercial (C): Tamb = 0°C to +70°C				
Parameter	Symbol	Min	Typ	Max	Units	Conditions
WP, SCL and SDA pins: High level input voltage	V _{IH}	.7 Vcc	—	—	V	
Low level input voltage	V _{IL}	—	—	.3 Vcc	V	
Hysteresis of Schmitt trigger inputs	V _{HYS}	0.05 Vcc	—	—	V	Note 1
Low level output voltage	V _{OL}	—	—	.40	V	I _{OL} = 3.0 mA, Vcc = 1.8 V
Input leakage current	I _{LI}	-10	—	10	μA	V _{IN} = .1 V to Vcc
Output leakage current	I _{LO}	-10	—	10	μA	V _{OUT} = .1 V to Vcc
Internal capacitance (all inputs/outputs)	C _{INT}	—	—	10	pF	Vcc = 5.0 V (Note 1) Tamb = 25°C, F _{CLK} = 1 MHz
Operating current	I _{CC WRITE}	—	—	3	mA	Vcc = 5.5 V, SCL = 400 KHz
		—	.05	—	mA	Vcc = 1.8 V, SCL = 100 KHz
	I _{CC READ}	—	—	1	mA	Vcc = 5.5 V, SCL = 400 KHz
		—	0.05	—	mA	Vcc = 1.8 V, SCL = 100 KHz
Standby current	I _{CCS}	—	—	100	μA	Vcc = 5.5 V, SDA=SCL=Vcc
		—	—	30	μA	Vcc = 3.0 V, SDA=SCL=Vcc
		—	3	—	μA	Vcc = 1.8 V, SDA=SCL=Vcc

Note 1: This parameter is periodically sampled and not 100% tested.




AC CHARACTERISTICS	Symbol	STANDARD MODE		V _{CC} = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	F _{CLK}	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 2
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 2
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 1
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 2, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms	Byte or Page mode
Endurance	—	100,000	—	100,000	—	E/W Cycles	1,000,000 typical

Note 1: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 2: Not 100% tested. C_B = total capacitance of one bus line in pF.

Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_i spec for standard operation.



FUNCTIONAL DESCRIPTION

The 24AA16 supports a bidirectional two wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24AA16 works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 1):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24AA16 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 1 - DATA TRANSFER SEQUENCE ON THE SERIAL BUS




BUS CHARACTERISTICS

Device Addressing and Operation

A control byte is the first byte received following the start condition from the master device. The control byte consists of a four bit control code, for the 24AA16 this is set as 1010 binary for read and write operations. The next three bits of the control byte are the block select bits (B2, B1, B0). They are used by the master device to select which of the eight 256 word blocks of memory are to be accessed. These bits are in effect the three most significant bits of the word address. It should be noted that the protocol limits the size of the memory to eight blocks of 256 words, therefore the protocol can support only one 24AA16 per system.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24AA16 monitors the SDA bus checking the device type identifier being transmitted, upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24AA16 will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1010	Block Address	1
Write	1010	Block Address	0



WRITE OPERATION

Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24AA16. After receiving another acknowledge signal from the 24AA16 the master device will transmit the data word to be written into the addressed memory location. The 24AA16 acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24AA16 will not generate acknowledge signals. (See Figure 3.)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24AA16 in the same way as in a byte write. But instead of generating a stop condition the master transmits up to sixteen data bytes to the 24AA16 which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin. (See Figure 4.)

6




FIGURE 4 - PAGE WRITE




FIGURE 5 - CURRENT ADDRESS READ




FIGURE 6 - RANDOM READ





FIGURE 7 - SEQUENTIAL READ



WRITE PROTECTION

The 24AA16 can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24AA16 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24AA16 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA16 discontinues transmission. (See Figure 5.)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24AA16 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24AA16 will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA16 discontinues transmission. (See Figure 6.)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24AA16 transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24AA16 to transmit the next sequentially addressed 8 bit word. (See Figure 7.)

To provide sequential reads the 24AA16 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The 24AA16 employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

PIN DESCRIPTIONS

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24AA16 as a serial ROM when WP is enabled (tied to Vcc).


A0, A1, A2

These pins are not used by the 24AA16. They may be left floating or tied to either Vss or Vcc.

24AA16

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





Microchip

24C65

64K (8k x 8) CMOS Smart Serial™ Electrically Erasable PROM

FEATURES

- Voltage operating range: 4.5 V to 5.5 V
 - Peak write current 3 mA at 5.5 V
 - Maximum read current 150 μ A at 5.5 V
 - Standby current 5 μ A typical
- Industry standard two wire bus protocol
 - Including 400 KHz Mode
- Programmable block security options
- Self-timed ERASE (E) and WRITE (W) cycles
- Power on/off data protection circuitry
- Endurance: 1M E/W for a 4K block (typical)
10K E/W for a 60K block (typical)
- 8 byte page, or byte modes available
- 1 page x 8 line input cache for fast write loads
- Electrostatic discharge protection > 4000 volts
- Data retention > 40 years
- 8-pin PDIP/SOIC packages
- Temperature ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 24C65 is a "smart" 8K x 8 Serial Electrically Erasable PROM. This device has been developed for advanced, low power applications such as the personal communications market, and provides the systems designer with flexibility through the use of many new user-programmable features. The 24C65 has a fixed 4K bit block of ultra-high-endurance memory for data that changes frequently. The remainder of the array, or 60K bits, is rated at 10K ERASE/WRITE (E/W) cycles typical. The 24C65 features an input cache for fast write loads with a capacity of eight pages, or 64 bytes. This device also features programmable security options for E/W protection of crucial data and/or code up to fifteen 4K blocks. Advanced CMOS technology makes this device ideal for low-power non-volatile code and data applications. The 24C65 is available in the standard 8-pin plastic DIP and 8-pin surface mount SOIC package.


6

PIN CONFIGURATIONS


PDIP Package



SOIC Package



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Maximum Ratings*


All inputs and outputs w.r.t. VSS -0.3 V to +6.5 V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) ... +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0..A2	User Configurable Chip Selects
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
Vcc	+4.5 V to 5.5 V Power Supply
NC	No Internal Connection

DC CHARACTERISTICS		Vcc = +4.5 V to 5.5 V			
		Commercial (C) : Tamb = 0°C to +70°C			
		Industrial (I) : Tamb = -40°C to +85°C			
Parameter	Symbol	Min.	Max.	Units	Conditions
A0, A1, A2, SCL and SDA pins:					
High level input voltage	V _{IH}	.7 V _{CC}	—	V	
Low level input voltage	V _{IL}	—	.3 V _{CC}	V	
Hysteresis of Schmitt Trigger inputs	V _{HYS}	.05 V _{CC}	—	V	Note 1
Low level output voltage	V _{OL}	—	.40	V	I _{OL} = 3.0 mA
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1 V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1 V to V _{CC}
Internal capacitance (all inputs/outputs)	C _{INT}	—	10	pF	V _{CC} = 5.0 V (Note 1) Tamb = 25°C, F _{clk} = 1 MHz
Operating current	I _{CC} Write	—	3	mA	V _{CC} = 5.5 V, SCL = 400 KHz
	I _{CC} Read	—	150	μA	V _{CC} = 5.5 V, SCL = 400 KHz
Standby current	I _{CCS}	—	50	μA	V _{CC} = 5.5 V, SCL = SDA = V _{CC}

Note 1: This parameter is periodically sampled and not 100% tested.




AC CHARACTERISTICS	Symbol	Vcc = 4.5-5.5V STD. MODE		Vcc = 4.5-5.5V FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	0	100	0	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	20 +0.1 C _B	300	ns	Note 1
SDA and SCL fall time	T _F	—	300	20 +0.1 C _B	300	ns	Note 1
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	Note 2
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 +0.1 C _B	250	ns	Note 1, C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	N/A	N/A	0	50	ns	Note 3
Write cycle time	T _{WR}	—	10	—	10	ms/page	Note 4
Endurance	4K block 60K block	—	100,000 10,000	—	100,000 10,000	E/W Cycles	1 million typical 50K typical

Note 1: Not 100 percent tested. C_B = total capacitance of one bus line in pF.

Note 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

Note 3: The combined T_{SP} and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I spec for standard operation.

Note 4: The times shown are for a single page of 8 bytes. Multiply by the number of pages loaded into the write CACHE for total time.



FUNCTIONAL DESCRIPTION

The 24C65 supports a bidirectional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C65 works as slave. Both master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (See Figure 3.):

Bus not Busy (A)

Both data and clock lines remain HIGH.

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

NOTE: THE 24C65 DOES NOT GENERATE ANY ACKNOWLEDGE BITS IF AN INTERNAL PROGRAMMING CYCLE IS IN PROGRESS.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




BUS CHARACTERISTICS

Device Addressing and Operation (Figure 4)

A control byte is the first byte received following the start condition from the master device. The control byte consists of a four bit control code, for the 24C65 this is set as 1010 binary for read and write operations. The next three bits of the control byte are the device select bits (A2, A1, A0). They are used by the master device to select which of the eight devices are to be accessed. These bits are in effect the three most significant bits of the word address. The last bit of the control byte defines the operation to be performed. When set to a one a read operation is selected, when set to a zero a write operation is selected. The least significant 13 bits of the next 2 bytes define the address of the first byte within the 8K block. The most significant byte is transferred first. Following the start condition, the 24C65 monitors the SDA bus checking the device type identifier being transmitted, upon receiving a 1010 code and appropriate device select bits, the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24C65 will select a read or write operation.

Operation	Control Code	Device Select	R/W
Read	1010	Device Address	1
Write	1010	Device Address	0



WRITE OPERATION

Byte Write

Following the start condition from the master, the control code (four bits), the device select (three bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the first byte of the word address and will be written into the address pointer of the 24C65. The next byte is the least significant address byte. After receiving another acknowledge signal from the 24C65 the master device will transmit the data word to be written into the addressed memory location. The 24C65 acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24C65 will not generate acknowledge signals. (See Figure 5.)

Page Write

The write control byte, word address and the first data byte are transmitted to the 24C65 in the same way as in a byte write. But instead of generating a stop condition the master transmits up to eight pages of eight data bytes to the 24C65 which are temporarily stored in the on-chip page CACHE and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the six lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than eight bytes prior to generating the stop condition (writing across a page boundary), the address counter (lower three bits) will roll over and the pointer will be incremented to point to the next line in the CACHE. This can continue to occur up to eight times or until the CACHE is full, at which time a stop condition should be generated by the master. If a stop condition is not received, the CACHE pointer will roll over to the first line (byte 0) of the CACHE, and any further data received will over write previously captured data. The stop condition can be sent at any time during the transfer. As with the byte write operation, once the stop condition is received an internal write cycle will begin. The 64 byte CACHE will continue to capture data until a stop condition occurs or the operation is aborted. (See Figure 6.)




FIGURE 6 - PAGE WRITE (For CACHE WRITE, see Figure 11.)




FIGURE 7 - CURRENT ADDRESS READ




FIGURE 8 - RANDOM READ





FIGURE 9 - SEQUENTIAL READ



READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

Current Address Read

The 24C65 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n (n is any legal address), the next current address read operation would access data from address $n + 1$. Upon receipt of the slave address with R/W bit set to one, the 24C65 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24C65 discontinues transmission. (See Figure 7.)

Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24C65 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24C65 will then issue an acknowledge and transmit the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24C65 discontinues transmission. (See Figure 8.)

Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24C65 transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24C65 to transmit the next sequentially addressed 8 bit word. (See Figure 9.)

To provide sequential reads the 24C65 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

Noise Protection

The SCL and SDA inputs have filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus. All I/O lines incorporate Schmitt triggers for 400 KHz (Fast Mode) compatibility.

High Endurance Block

The location of the high-endurance block within the memory map is fixed at the upper 4K of memory (Block 15).

Security Options

The 24C65 has a sophisticated security mechanism for a block of memory to be write protected by the user. The write sequence includes a bit for enabling the security protection scheme, bit 7 of the first address byte. When this bit is set to a one the first byte following the address bytes during a write sequence defines the security. This includes a security flag (bit 7) which is always 1, a write/read flag (bit 6), two don't care bits and a non-zero four bit code for determining the number of contiguous 4K blocks to protect up to the maximum of 15 (60K). The starting 4K block for secure memory will be printed to by the block select bits in address byte 1. The high endurance block cannot be protected. During a normal write sequence, if an attempt is made to write to or across a protected block, the device will ignore the write sequence to this block and continue with NO ERROR REPORTED AND NO ABORT. (Even if a security boundary is crossed, any data written to unprotected blocks will be written with the protected data unaffected.) (See Figure 10.) THE SECURITY OPTION CAN BE SET ONLY ONCE.

Configuration Read

The status of the secure portion of memory can be read by using the same technique as programming this option except the READ bit (bit 6) of the configuration byte will be set to a one. After the configuration byte is sent to the 24C65 with the READ bit set to one, the 24C65 will 'take over' the bus (in the same way as after a read control byte).

The security status is read in two bytes. The first byte has the four most significant bits being one and the least four significant bits pointing to the starting block for secured memory. The default is block 15. The second byte has the four most significant bits being one and the least four significant bits the number of blocks secured. The default for the number of blocks is 0. (See Figure 10.)

Page Cache and Array Mapping

The page cache and associated circuitry is partitioned on page boundaries and is byte addressable. This means that the cache will map the data in the array based on the matching starting byte position in the cache. If the cache was loaded starting at byte 0 in page 0, then byte 0 will be stored into the array at byte 0 of the starting page. If, however, the first byte loaded was byte 3 then the first byte written will be to byte 3 of the page addressed and continue loading from this location sequentially through memory until the CACHE byte count decrements to zero. If a write was started at other than byte 0 and the load continues past the end of the cache the remaining bytes up to the maximum of 64 will continue loading at byte zero of the first page referenced. (See Figure 11.)

Power Management

The design incorporates a power standby mode when not in use and automatically powers off after the normal termination of any operation when a stop bit is received and all internal functions are complete. This includes any error conditions, ie. not receiving an acknowledge or stop condition per the two-wire bus specification. The device also incorporates VDD monitor circuitry to prevent inadvertent writes (data corruption) during low-voltage conditions. The VDD monitor circuitry is powered off when the device is in standby mode in order to further reduce power consumption.

PIN DESCRIPTIONS

A0, A1, A2 Chip Address Inputs

The A0..A2 inputs are used by the 24C65 for multiple device operation and conforms to the two-wire bus standard. The level on these pins defines the address block occupied by the device in the address map. This address is then compared to the corresponding bits (A2, A1, A0) in the slave address in order to select the device.

SDA Serial Address/Data Input/Output

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

FIGURE 10 - CONTROL SEQUENCE BIT ASSIGNMENTS

Control Byte		Address Byte 1				Address Byte 0		Configuration Byte								
Slave Address	Device Select	R/W	S	X	X	A12-A8		A7-A0		1	R	X	X	Blk Cnt		
7		0	7			4	0	7		0	7	6	5	4	3	0

Security Write (Block Zero)

Address	Device Select	R/W	S	X	X	A12-A8	A7-A0	R	X	X	Blk Cnt	
1010	000	0	1	X	X	0000X	XXXXXXXX	1	0	X	X	0001

Note: Security option can be set only once.

Block Select Bits

Security Read

Address	Device Select	R/W	S	X	X	A12-A8	A7-A0	R	X	X	Blk Cnt	
1010	000	0	1	X	X	XXXXX	XXXXXXXX	1	1	X	X	0000


24C65 will respond with 1111bbbb and 1111nnnn.

Starting block for secure memory. Number of blocks of secure memory.

FIGURE 11 - CACHE WRITE

DATA STARTING AT BYTE ZERO ON A PAGE BOUNDARY AND WRITING 64 BYTES

Page Cache 8 Byte x 8



Notes

24C65

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

24C65 - /P

Package:	P	=	Plastic DIP
	SM	=	Plastic SOIC (207 mil Body, EIAJ standard)
Temperature Range:	Blank	=	0°C to +70°C
	I	=	-40°C to +85°C
Device:	24C65	=	64K CMOS Serial EEPROM (100 KHz/400 KHz)
	24C65T	=	64K CMOS Serial EEPROM (in Tape and Reel Form)



SECTION 7 PARALLEL EEPROM PRODUCT SPECIFICATIONS

28C04A	4K (512 x 8) CMOS Parallel EEPROM	7- 1
28C16A	16K (2K x 8) CMOS Parallel EEPROM	7- 9
28C17A	16K (2K x 8) CMOS Parallel EEPROM	7- 17
28C64A	64K (8K x 8) CMOS Parallel EEPROM	7- 25





4K (512 x 8) CMOS Electrically Erasable PROM

FEATURES

- Fast Read Access Time—150ns
- CMOS Technology for Low Power Dissipation
 - 30mA Active
 - 100µA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance - Minimum 10⁴ Erase/Write Cycles
- Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
 - On-Chip Address and Data Latches
- Data Polling
- Chip Clear Operation
- Enhanced Data Protection
 - Vcc Detector
 - Pulse Filter
 - Write Inhibit
- 5-Volt-Only Operation
- Organized 512x8 JEDEC standard pinout
 - 24-pin Dual-In-Line Package
 - 32-pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C

DESCRIPTION

The Microchip Technology Inc 28C04A is a CMOS 4K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C04A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C04A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.



ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to + 6.25V
 Voltage on \overline{OE} w.r.t. V_{SS} -0.6V to +13.5V
 Output Voltage w.r.t. V_{SS} -0.6V to V_{CC}+0.6V
 Storage temperature -65° C to 125° C
 Ambient temp. with power applied -50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0 - A8	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

READ / WRITE OPERATION DC Characteristics

V_{CC} = +5V ±10%
 Commercial (C): T_{amb} = 0° C to 70° C
 Industrial (I): T_{amb} = -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage		I _{LI}	-10	10	μA	V _{IN} = -0.1V to V _{CC} +1
Input Capacitance		C _{IN}		10	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage		I _{LO}	-10	10	μA	V _{OUT} = -0.1V to V _{CC} +0.1V
Output Capacitance		C _{OUT}		12	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz
Power Supply Current, Active	TTL input	I _{CC}		30	mA	f = 5 MHz (Note 1) V _{CC} = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}		2 3 100	mA mA μA	\overline{CE} = V _{IH} (0° C to 70° C) \overline{CE} = V _{IH} (-40° C to 85° C) \overline{CE} = V _{CC} -0.3 to V _{CC} +1


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$; $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	28C04A-15		28C04A-20		28C04A-25		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		150		200		250	ns	$\overline{OE} = \overline{CE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		150		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		70		80		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} High to Output Float	t_{OFF}	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested

28C04A


BYTE WRITE AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise/Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^\circ C$ to $70^\circ C$
 Industrial (I): $T_{amb} = -40^\circ C$ to $85^\circ C$


Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	10		ns	
Address Hold Time	tAH	50		ns	
Data Set-Up Time	tDS	50		ns	
Data Hold Time	tDH	10		ns	
Write Pulse Width	twPL	100		ns	Note 1
Write Pulse High Time	twPH	50		ns	
\overline{OE} Hold Time	tOEH	10		ns	
\overline{OE} Set-Up Time	tOES	10		ns	
Data Valid Time	tDV		1000	ns	Note 2
Write Cycle Time (28C04A)	tWC		1	ms	0.5 ms typical
Write Cycle Time (28C04AF)	tWC		200	μs	100 μs typical

- Note: (1) A write cycle can be initiated by \overline{CE} or \overline{WE} going low, whichever occurs last. The data is latched on the positive edge of \overline{CE} or \overline{WE} , whichever occurs first.
 (2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of \overline{WE} or \overline{CE} , whichever occurs first.


PROGRAMMING Waveforms



DATA POLLING
Waveforms



CHIP CLEAR
Waveforms



7

28C04A

DEVICE OPERATION

The Microchip Technology Inc 28C04A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O
Read	L	L	H	DOUT
Standby	H	X	X	High Z
Write Inhibit	H	X	X	High Z
Write Inhibit	X	L	X	High Z
Write Inhibit	X	X	H	High Z
Byte Write	L	H	L	DIN
Byte Clear	Automatic Before Each "Write"			

X = Any TTL level.

Read Mode

The 28C04A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the output t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

Standby Mode

The 28C04A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal V_{CC} detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when V_{CC} is less than the V_{CC} detect circuit trip.

Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (V_{CC}).

Write Mode

The 28C04A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched.

Data Polling

The 28C04A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data.

NOTES:

28C04A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



16K (2K x 8) CMOS Electrically Erasable PROM



FEATURES

- Fast Read Access Time—150ns
- CMOS Technology for Low Power Dissipation
 - 30mA Active
 - 100µA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance - Minimum 10⁴ Erase/Write Cycles
- Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
 - On-Chip Address and Data Latches
- Data polling
- Chip Clear Operation
- Enhanced Data Protection
 - Vcc Detector
 - Pulse Filter
 - Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 2Kx8 JEDEC Standard Pinout
 - 24-pin Dual-In-Line Package
 - 32-pin Chip Carrier (Leadless or Plastic)
 - 28-pin Thin Small Outline Package (TSOP)
- Available for Extended Temperature Ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C

address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C16A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

DESCRIPTION

The Microchip Technology Inc 28C16A is a CMOS 16K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C16A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the



28C16A

ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to + 6.25V
 Voltage on \overline{OE} w.r.t. V_{SS} -0.6V to +13.5V
 Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V
 Output Voltage w.r.t. V_{SS} -0.6V to V_{CC}+0.6V
 Storage temperature -65° C to 125° C
 Ambient temp. with power applied -50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0 - A10	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

READ / WRITE OPERATION DC Characteristics

V_{CC} = +5V ±10%
 Commercial (C): T_{amb} = 0° C to 70° C
 Industrial (I): T_{amb} = -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage		I _{LI}	-10	10	μA	V _{IN} = -0.1V to V _{CC} +1
Input Capacitance		C _{IN}		10	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage		I _{LO}	-10	10	μA	V _{OUT} = -0.1V to V _{CC} +0.1V
Output Capacitance		C _{OUT}		12	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz
Power Supply Current, Active	TTL input	I _{CC}		30	mA	f = 5 MHz (Note 1) V _{CC} = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}		2 3 100	mA mA μA	\overline{CE} = V _{IH} (0° C to 70° C) \overline{CE} = V _{IH} (-40° C to 85° C) \overline{CE} = V _{CC} -0.3 to V _{CC} +1


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$; $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	28C16A-15		28C16A-20		28C16A-25		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		150		200		250	ns	$\overline{OE} = \overline{CE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		150		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		70		80		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} High to Output Float	t_{OFF}	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested


BYTE WRITE AC Characteristics



AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise/Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^\circ C$ to $70^\circ C$
 Industrial (I): $T_{amb} = -40^\circ C$ to $85^\circ C$

Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	10		ns	
Address Hold Time	tAH	50		ns	
Data Set-Up Time	tDS	50		ns	
Data Hold Time	tDH	10		ns	
Write Pulse Width	tWPL	100		ns	Note 1
Write Pulse High Time	tWPH	50		ns	
\overline{OE} Hold Time	tOEH	10		ns	
\overline{OE} Set-Up Time	tOES	10		ns	
Data Valid Time	tDV		1000	ns	Note 2
Write Cycle Time (28C16A)	tWC		1	ms	0.5 ms typical
Write Cycle Time (28C16AF)	tWC		200	μs	100 μs typical

Note: (1) A write cycle can be initiated by \overline{CE} or \overline{WE} going low, whichever occurs last. The data is latched on the positive edge of \overline{CE} or \overline{WE} , whichever occurs first.
 (2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of \overline{WE} or \overline{CE} , whichever occurs first.

PROGRAMMING Waveforms





SUPPLEMENTARY CONTROL						
Mode	CE	OE	WE	A9	Vcc	I/Oi
Chip Clear	V _{IL}	V _H	V _{IL}	X	V _{cc}	
Extra Row Read	V _{IL}	V _{IL}	V _{IH}	A9 = V _H	V _{cc}	Data Out
Extra Row Write	*	V _{IH}	*	A9 = V _H	V _{cc}	Data In
Note: V _H = 12.0V ± 0.5V * Pulsed per programming waveforms.						

28C16A

DEVICE OPERATION

The Microchip Technology Inc 28C16A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O
Read	L	L	H	DOUT
Standby	H	X	X	High Z
Write Inhibit	H	X	X	High Z
Write Inhibit	X	L	X	High Z
Write Inhibit	X	X	H	High Z
Byte Write	L	H	L	DIN
Byte Clear	Automatic Before Each "Write"			

X = Any TTL level.

Read Mode

The 28C16A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the output t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC-tOE}$.

Standby Mode

The 28C16A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal V_{CC} detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when V_{CC} is less than the V_{CC} detect circuit trip.

Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (V_{CC}).

Write Mode

The 28C16A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched.

Data Polling

The 28C16A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to 12V $\pm 0.5V$ and using address locations 7E0 to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

NOTES:

28C16A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



16K (2K x 8) CMOS Electrically Erasable PROM


FEATURES

- Fast Read Access Time—150ns
- CMOS Technology for Low Power Dissipation
 - 30mA Active
 - 100µA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance - Minimum 10⁴ Erase/Write Cycles
- Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
 - On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
 - VCC Detector
 - Pulse Filter
 - Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 2Kx8 JEDEC Standard Pinout
 - 28 Pin Dual-In-Line Package
 - 32-Pin Chip Carrier (Leadless or Plastic)
 - 28-Pin Thin Small Outline Package (TSOP)
- Available for Extended Temperature Ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C


need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

DESCRIPTION

The Microchip Technology Inc.'s 28C17A is a CMOS 16K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C17A is accessed like a static RAM for the read or write cycles without the



PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to + 6.25V
 Voltage on \overline{OE} w.r.t. V_{SS} -0.6V to +13.5V
 Voltage on A₉ w.r.t. V_{SS} -0.6V to +13.5V
 Output Voltage w.r.t. V_{SS} -0.6V to V_{CC}+0.6V
 Storage temperature -65° C to 125° C
 Ambient temp. with power applied -50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A ₀ - A ₁₀	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
I/O ₀ - I/O ₇	Data Inputs/Outputs
RDY/ \overline{Busy}	Ready/Busy
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

READ / WRITE OPERATION DC Characteristics							V _{CC} = +5V ±10% Commercial (C): T _{amb} = 0° C to 70° C Industrial (I): T _{amb} = -40° C to 85° C
Parameter	Status	Symbol	Min	Max	Units	Conditions	
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V		
Input Leakage		I _{LI}	-10	10	μA	V _{IN} = -0.1V to V _{CC} +1	
Input Capacitance		C _{IN}		10	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz	
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA	
Output Leakage		I _{LO}	-10	10	μA	V _{OUT} = -0.1V to V _{CC} +0.1V	
Output Capacitance		C _{OUT}		12	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz	
Power Supply Current, Active	TTL input	I _{CC}		30	mA	f = 5 MHz (Note 1) V _{CC} = 5.5V;	
Power Supply Current, Standby	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}		2 3 100	mA mA μA	\overline{CE} = V _{IH} (0° C to 70° C) \overline{CE} = V _{IH} (-40° C to 85° C) \overline{CE} = V _{CC} -0.3 to V _{CC} +1	


Note: (1) AC power supply current above 5 MHz: 1 mA/MHz

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$; $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	28C17A-15		28C17A-20		28C17A-25		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		150		200		250	ns	$\overline{OE} = \overline{CE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		150		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		70		80		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} High to Output Float	t_{OFF}	0	50	0	55	0	70	ns	
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested

28C17A


BYTE WRITE AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise/Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$


Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	10		ns	
Address Hold Time	tAH	50		ns	
Data Set-Up Time	tDS	50		ns	
Data Hold Time	tDH	10		ns	
Write Pulse Width	twPL	100		ns	Note 1
Write Pulse High Time	twPH	50		ns	
\overline{OE} Hold Time	toEH	10		ns	
\overline{OE} Set-Up Time	toES	10		ns	
Data Valid Time	tDV		1000	ns	Note 2
Time to Device Busy	tDB	2	50	ns	
Write Cycle Time (28C17A)	tWC		1	ms	0.5 ms typical
Write Cycle Time (28C17AF)	tWC		200	μs	100 μs typical

- Note: (1) A write cycle can be initiated by \overline{CE} or \overline{WE} going low, whichever occurs last. The data is latched on the positive edge of CE or WE, whichever occurs first.
 (2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.


PROGRAMMING Waveforms



DATA POLLING Waveforms



CHIP CLEAR Waveforms



7

SUPPLEMENTARY CONTROL

Mode	CE	OE	WE	A9	Vcc	I/Oi
Chip Clear	VIL	VH	VIL	X	Vcc	
Extra Row Read	VIL	VIL	VIH	A9 = VH	Vcc	Data Out
Extra Row Write	*	VIH	*	A9 = VH	Vcc	Data In

Note: VH = 12.0V ± 0.5V * Pulsed per programming waveforms.

28C17A

DEVICE OPERATION

The Microchip Technology Inc 28C17A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O	Rdy/Busy ⁽¹⁾
Read	L	L	H	DOUT	H
Standby	H	X	X	High Z	H
Write Inhibit	H	X	X	High Z	H
Write Inhibit	X	L	X	High Z	H
Write Inhibit	X	X	H	High Z	H
Byte Write	L	H	L	DIN	L
Byte Clear	Automatic Before Each "Write"				

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C17A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the output t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC-tOE}$.

Standby Mode

The 28C17A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal V_{CC} detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when V_{CC} is less than the V_{CC} detect circuit trip.

Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (V_{CC}).

Write Mode

The 28C17A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C17A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C17A has completed writing and is ready to accept another cycle.

Data Polling

The 28C17A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7E0 to 7FF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Chip Clear


All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

NOTES:

28C17A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.




64K (8K x 8) CMOS Electrically Erasable PROM

FEATURES



- Fast Read Access Time—150ns
- CMOS Technology for Low Power Dissipation
 - 30mA Active
 - 100µA Standby
- Fast Byte Write Time—200µs or 1ms
- Data Retention >10 years
- High Endurance - Minimum 10⁴ Erase/Write Cycles
- Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
 - On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
 - Vcc Detector
 - Pulse Filter
 - Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 8Kx8 JEDEC Standard Pinout
 - 28-pin Dual-In-Line Package
 - 32-pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C

DESCRIPTION

The Microchip Technology Inc 28C64A is a CMOS 64K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.



PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS*

V_{CC} and input voltages w.r.t. V_{SS}-0.6V to + 6.25V
 Voltage on \overline{OE} w.r.t. V_{SS}-0.6V to +13.5V
 Voltage on A₉ w.r.t. V_{SS}-0.6V to +13.5V
 Output Voltage w.r.t. V_{SS}-0.6V to V_{CC}+0.6V
 Storage temperature-65° C to 125° C
 Ambient temp. with power applied-50° C to 95° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0 - A12	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
RDY/Busy	Ready/Busy
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

READ / WRITE OPERATION DC Characteristics

V_{CC} = +5V ±10%
 Commercial (C): T_{amb} = 0° C to 70° C
 Industrial (I): T_{amb} = -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage		I _{LI}	-10	10	μA	V _{IN} = -0.1V to V _{CC} +1
Input Capacitance		C _{IN}		10	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz (Note 2)
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage		I _{LO}	-10	10	μA	V _{OUT} = -0.1V to V _{CC} +0.1V
Output Capacitance		C _{OUT}		12	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1 MHz (Note 2)
Power Supply Current, Active	TTL input	I _{CC}		30	mA	f = 5 MHz (Note 1) V _{CC} = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}		2 3 100	mA mA μA	\overline{CE} = V _{IH} (0° C to 70° C) \overline{CE} = V _{IH} (-40° C to 85° C) \overline{CE} = V _{CC} -0.3 to V _{CC} +1

Note: (1) AC power supply current above 5 MHz: 2 mA/MHz.
 (2) Not 100% tested.


READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$; $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	28C64A-15		28C64A-20		28C64A-25		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		150		200		250	ns	$\overline{OE} = \overline{CE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		150		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		70		80		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} High to Output Float	t_{OFF}	0	50	0	55	0	70	ns	Note 1
Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurs first.	t_{OH}	0		0		0		ns	Note 1

Note: (1) Not 100% tested.

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{OE}
 (3) This parameter is sampled and is not 100% tested

28C64A


BYTE WRITE AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$; $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise/Fall Times: 20 nsec
 Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial (I): $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$


Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	10		ns	
Address Hold Time	tAH	50		ns	
Data Set-Up Time	tDS	50		ns	
Data Hold Time	tDH	10		ns	
Write Pulse Width	tWPL	100		ns	Note 1
Write Pulse High Time	tWPH	50		ns	
\overline{OE} Hold Time	tOEH	10		ns	
\overline{OE} Set-Up Time	tOES	10		ns	
Data Valid Time	tDV		1000	ns	Note 2
Time to Device Busy	tDB	-	50	ns	
Write Cycle Time (28C64A)	tWC		1	ms	0.5 ms typical
Write Cycle Time (28C64AF)	tWC		200	μs	100 μs typical

- Note: (1) A write cycle can be initiated \overline{CE} or \overline{WE} going low, whichever occurs last. The data is latched on the positive edge of \overline{CE} or \overline{WE} , whichever occurs first.
 (2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of \overline{WE} or \overline{CE} , whichever occurs first.


PROGRAMMING Waveforms



**DATA POLLING
Waveforms**



**CHIP CLEAR
Waveforms**



SUPPLEMENTARY CONTROL

Mode	CE	OE	WE	A9	Vcc	I/O
Chip Clear	VIL	VH	VIL	X	Vcc	
Extra Row Read	VIL	VIL	VH	A9 = VH	Vcc	Data Out
Extra Row Write	*	VH	*	A9 = VH	Vcc	Data In

Note: $V_H = 12.0\text{V} \pm 0.5\text{V}$ * Pulsed per programming waveforms.



28C64A

DEVICE OPERATION

The Microchip Technology Inc 28C64A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O	Rdy/Busy ⁽¹⁾
Read	L	L	H	DOUT	H
Standby	H	X	X	High Z	H
Write Inhibit	H	X	X	High Z	H
Write Inhibit	X	L	X	High Z	H
Write Inhibit	X	X	H	High Z	H
Byte Write	L	H	L	DIN	L
Byte Clear	Automatic Before Each "Write"				

Note: (1) Open drain output.

(2) X = Any TTL level.

Read Mode

The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the output t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC-tOE}$.

Standby Mode

The 28C64A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal V_{CC} detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when V_{CC} is less than the V_{CC} detect circuit trip.

Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10ns duration from initiating a write cycle.

Third, holding \overline{WE} or \overline{CE} high or \overline{OE} low, inhibits a write cycle during power-on and power-off (V_{CC}).

Write Mode

The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address information is latched. On rising edge, the data and the control pins (\overline{CE} and \overline{OE}) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.

Data Polling

The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminate). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to 12V \pm 0.5V and using address locations 1FEO to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.

Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data, except for the extra row.

NOTES:

28C64A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

28C64AF T - 15 I / P

Package:	J	Cerdip
	L	Plastic Leaded Chip Carrier (PLCC)
	P	Plastic DIP
	SO	Plastic Small Outline IC
	TS	Thin Small Outline Package (TSOP)
Temperature Range:	Blank	0° C to 70° C
	I	-40° C to 85° C
Access Time:	15	150 nsec
	20	200 nsec
	25	250 nsec
Shipping:	Blank	Tube
	T	Tape and Reel "L" and "SO"
Option:	Blank	= t _{wc} = 1ms
	F	= t _{wc} = 200μs
	X	Pin 1 NC (Pin 2 PLCC), t _{wc} = 1ms
Device:	28C64A	8K x 8 CMOS EEPROM

SECTION 8

EPROM PRODUCT SPECIFICATIONS

27C64	64K (8K x 8) CMOS EPROM	8-	1
27C128	128K (16K x 8) CMOS EPROM	8-	9
27C256	256K (32K x 8) CMOS EPROM	8-	17
27C512	512K (64K x 8) CMOS EPROM	8-	25
27C512A	512K (64K x 8) CMOS EPROM	8-	33
27HC1616	256K (16K x 16) High Speed CMOS EPROM	8-	41
27HC256	256K (32K x 8) High Speed CMOS EPROM	8-	49
27LV64	64K (8K X 8) Low Voltage CMOS EPROM	8-	57
27LV256	256K (32K x 8) Low Voltage CMOS EPROM	8-	65
27LV512	512K (64K x 8) Low Voltage CMOS EPROM	8-	73
27CXXX	27CXXX EPROM Family Programming Algorithm	8-	81
EPROM	EPROM Programming Guide	8-	85



Microchip

64K (8K x 8) CMOS EPROM


FEATURES

- High speed performance
 - 120ns access time available
- CMOS Technology for low power consumption
 - 20mA Active current
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Automotive: -40° C to 125° C

DESCRIPTION

The Microchip Technology Inc. 27C64 is a CMOS 64K bit (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



PIN FUNCTION TABLE	
Name	Function
A0 - A12	Address Inputs
\overline{CE}	Chip Enable
OE	Output Enable
PGM	Program Enable
VPP	Programming Voltage
O0 - O7	Data Output
VCC	+5V Power Supply
VSS	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

VCC and input voltages w.r.t. VSS -0.6V to +7.25V
 VPP voltage w.r.t. VSS during programming -0.6V to +14V
 Voltage on A9 w.r.t. VSS -0.6V to +13.5V
 Output voltage w.r.t. VSS -0.6V to VCC +1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


READ OPERATION DC Characteristics		VCC = +5V ±10%					
		Commercial:		Tamb = 0° C to 70° C			
		Industrial:		Tamb = -40° C to 85° C			
		Extended (Automotive):		Tamb = -40° C to 125° C			
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all		I _I	-10	10	µA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400µA I _{OL} = 2.1mA
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C I, E	TTL input TTL input	I _{CC1} I _{CC2}		20 25	mA mA	V _{CC} = 5.5V; V _{PP} = V _{CC} ; f = 1MHz; OE = \overline{CE} = V _{IL} ; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	C I, E all	TTL input TTL input CMOS input	I _{CC(S)}		2 3 100	mA mA µA	\overline{CE} = V _{CC} ±0.2V
I _{PP} Read Current V _{PP} Read Voltage	all all	Read Mode Read Mode	I _{PP} V _{PP}		100 V _{CC} -0.7	µA V	V _{PP} = 5.5V Note 2
<p>* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges Notes: (1) Active current increases 8 mA per MHz up to operating frequency for all temperature ranges. (2) V_{CC} must be applied before V_{PP}, and be removed simultaneously or after V_{PP}.</p>							

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$
 Extended (Automotive): $T_{amb} = -40^{\circ}C$ to $125^{\circ}C$

Parameter	Sym	27C64-12		27C64-15		27C64-17		27C64-20		27C64-25		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		120		150		170		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		120		150		170		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		65		70		70		75		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever occurs first	t_{OH}	0		0		0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

27C64


PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1"	V_{IH}	2.0	$V_{CC}+1$	V	
	Logic "0"	V_{IL}	-0.1	0.8	V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = 0V$ to V_{CC}
Output Voltages	Logic "1"	V_{OH}	2.4		V	$I_{OH} = -400\mu A$
	Logic "0"	V_{OL}		0.45	V	$I_{OL} = 2.1mA$
VCC Current, program & verify		I_{CC2}		20	mA	Note 1
VPP Current, program		I_{PP2}		25	mA	Note 1
A9 Product Identification		V_H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.25V$				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
VCC Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{CE} Set-Up Time	t_{CES}	2		μs		
\overline{OE} Set-Up Time	t_{OES}	2		μs		
VPP Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$.
 (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms (1)



- Notes: (1) The input timing reference is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
 (2) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer.
 (3) $V_{CC} = 6.5\text{ V} \pm 0.25\text{ V}$, $V_{PP} = V_H = 13.0\text{ V} \pm 0.25\text{ V}$ for Express algorithm.

MODES

Operation Mode	\overline{CE}	\overline{OE}	PGM	VPP	A9	O0 - O7
Read	V_{IL}	V_{IL}	V_{IH}	VCC	X	DOUT
Program	V_{IL}	V_{IH}	V_{IL}	VH	X	DIN
Program Verify	V_{IL}	V_{IL}	V_{IH}	VH	X	DOUT
Program Inhibit	V_{IH}	X	X	VH	X	High Z
Standby	V_{IH}	X	X	VCC	X	High Z
Output Disable	V_{IL}	V_{IH}	V_{IH}	VCC	X	High Z
Identity	V_{IL}	V_{IL}	V_{IH}	VCC	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the \overline{CE} pin is low to power up (enable) the chip
- the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is transferred to the output after a delay from the falling edge of \overline{OE} (t_{OE}).

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20mA to 100 μ A.

Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

- The \overline{OE} and \overline{PGM} pins are both high.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- V_{PP} is brought to the proper V_H level,
- the \overline{CE} pin is low,
- the \overline{OE} pin is high, and
- the \overline{PGM} pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the \overline{PGM} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- V_{PP} is at the proper V_H level,
- the \overline{CE} line is low,
- the \overline{PGM} line is high, and
- the \overline{OE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} or \overline{PGM} need be under separate control to each device. By pulsing the \overline{CE} or \overline{PGM} line low on a particular device in conjunction with the \overline{PGM} or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or \overline{PGM} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or \overline{PGM}); and the device is inhibited from programming.

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL}. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output								
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
Manufacturer	V _{IL}	0	0	1	0	1	0	0	1	29
Device Type*	V _{IH}	0	0	0	0	0	0	1	0	02

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$



27C64

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27C64 - 25 I / K

Package:	J	Cerdip
	K	Ceramic Leadless Chip Carrier
	L	Plastic Leaded Chip Carrier
	P	Plastic DIP
Temperature Range:	SO	Plastic SOIC
	TS	Plastic TSOP
	-	0° C to 70° C
Access Time:	I	-40° C to 85° C
	E	-40° C to 125° C
	12	120 nsec
Device:	15	150 nsec
	17	170 nsec
	20	200 nsec
	25	250 nsec
	27C64	64K (8K x 8) CMOS EPROM

128K (16K x 8) CMOS EPROM


FEATURES

- High speed performance
 - 120ns access time available
- CMOS Technology for low power consumption
 - 20mA Active current
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 16K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Automotive: -40° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C128 is a CMOS 128K bit (electrically) Programmable Read Only Memory. The device is organized as 16K words by 8 bits (16K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



8

PIN FUNCTION TABLE	
Name	Function
A0 - A13	Address Inputs
CE	Chip Enable
OE	Output Enable
PGM	Program Enable
VPP	Programming Voltage
O0 - O7	Data Output
VCC	+5V Power Supply
VSS	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss -0.6V to +7.25V
 VPP voltage w.r.t. Vss during programming -0.6V to +14V
 Voltage on A9 w.r.t. Vss -0.6V to +13.5V
 Output voltage w.r.t. Vss -0.6V to Vcc + 1V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		VCC = +5V ±10% Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C Extended (Automotive): Tamb= -40° C to 125° C					
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	VCC+1 0.8	V V	
Input Leakage	all		ILI	-10	10	µA	VIN = 0 to VCC
Output Voltages	all	Logic "1" Logic "0"	VOH VOL	2.4	0.45	V V	IOH = -400µA IOL = 2.1mA
Output Leakage	all		ILO	-10	10	µA	VOUT = 0V to VCC
Input Capacitance	all		CIN		6	pF	VIN = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		COU		12	pF	VOUT = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C I, E	TTL input TTL input	ICC1 ICC2		20 25	mA mA	VCC = 5.5V; VPP = VCC; f = 1MHz; OE = CE = VIL; Iout = 0mA; VIL = -0.1 to 0.8 V; VIH = 2.0 to VCC; Note 1
Power Supply Current, Standby	C I, E all	TTL input TTL input CMOS input	ICC(S)		2 3 100	mA mA µA	CE = VCC ±0.2V
I _{PP} Read Current	all	Read Mode	I _{PP}		100	µA	V _{PP} = 5.5V
V _{PP} Read Voltage	all	Read Mode	V _{PP}	VCC-0.7	VCC	V	Note 2


* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
 Notes: (1) Active current increases 8 mA per MHz up to operating frequency for all temperature ranges.
 (2) Vcc must be applied before VPP, and be removed simultaneously or after VPP.

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^\circ C$ to $70^\circ C$
 Industrial: $T_{amb} = -40^\circ C$ to $85^\circ C$
 Extended (Automotive): $T_{amb} = -40^\circ C$ to $125^\circ C$

Parameter	Sym	27C128-12		27C128-15		27C128-17		27C128-20		27C128-25		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		120		150		170		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		120		150		170		200		250	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		65		70		70		75		100	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	0	55	0	60	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever occurs first	t_{OH}	0		0		0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.


PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = 0V$ to V_{CC}
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -400\mu A$ $I_{OL} = 2.1mA$
Vcc Current, program & verify		I_{CC2}		20	mA	Note 1
VPP Current,program		I_{PP2}		25	mA	Note 1
A9 Product Identification		V_H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
Vcc Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{CE} Set-Up Time	t_{CES}	2		μs		
\overline{OE} Set-Up Time	t_{OES}	2		μs		
VPP Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING
Waveforms (1)



- Notes: (1) The input timing reference is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
 (2) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer.
 (3) $V_{CC} = 6.5 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = V_{H} = 13.0 \text{ V} \pm 0.25 \text{ V}$ for Express algorithm.

MODES

Operation Mode	\overline{CE}	\overline{OE}	\overline{PGM}	VPP	A9	O0 - O7
Read	V_{IL}	V_{IL}	V_{IH}	VCC	X	DOUT
Program	V_{IL}	V_{IH}	V_{IL}	VH	X	DIN
Program Verify	V_{IL}	V_{IL}	V_{IH}	VH	X	DOUT
Program Inhibit	V_{IH}	X	X	VH	X	High Z
Standby	V_{IH}	X	X	VCC	X	High Z
Output Disable	V_{IL}	V_{IH}	V_{IH}	VCC	X	High Z
Identity	V_{IL}	V_{IL}	V_{IH}	VCC	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the \overline{CE} pin is low to power up (enable) the chip
- the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is transferred to the output after a delay from the falling edge of \overline{OE} (t_{OE}).

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20mA to 100 μ A.

Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

- The \overline{OE} and \overline{PGM} pins are both high.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- V_{PP} is brought to the proper V_H level,
- the \overline{CE} pin is low,
- the \overline{OE} pin is high, and
- the \overline{PGM} pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A13 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the PGM line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- V_{PP} is at the proper V_H level,
- the \overline{CE} line is low,
- the PGM line is high, and
- the \overline{OE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} or \overline{PGM} need be under separate control to each device. By pulsing the \overline{CE} or \overline{PGM} line low on a particular device in conjunction with the \overline{PGM} or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or \overline{PGM} held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or \overline{PGM}); and the device is inhibited from programming.

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL}. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output										
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H	e	x
Manufacturer Device Type*	V _{IL}	0	0	1	0	1	0	0	1	29		
	V _{IH}	1	0	0	0	0	0	1	1	83		

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**


Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$



27C128

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



256K (32K x 8) CMOS EPROM


FEATURES

- High speed performance
 - 90ns access time available
- CMOS Technology for low power consumption
 - 20mA Active current
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 32K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to +70° C
 - Industrial: -40° C to +85° C
 - Automotive: -40° C to +125° C

DESCRIPTION

The Microchip Technology Inc 27C256 is a CMOS 256K bit (electrically Programmable Read Only Memory). The device is organized as 32K words by 8 bits (32K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



PIN FUNCTION TABLE	
Name	Function
A0 - A14	Address Inputs
CE	Chip Enable
OE	Output Enable
VPP	Programming Voltage
O0 - O7	Data Output
VCC	+5V Power Supply
VSS	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to +7.25V
 V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14.0V
 Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V
 Output voltage w.r.t. V_{SS} -0.6V to V_{CC} + 1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION		VCC = +5V ±10%		Commercial:		Tamb = 0° C to 70° C	
DC Characteristics		Industrial:		Tamb = -40° C to 85° C		Extended (Automotive): Tamb = -40° C to 125° C	
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
		Logic "0"	V _{IL}	-0.5	0.8	V	
Input Leakage	all		I _{LI}	-10	10	µA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400µA I _{OL} = 2.1mA
		Logic "0"	V _{OL}		0.45	V	
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C I, E	TTL input	I _{CC1}		20	mA	V _{CC} = 5.5V; V _{PP} = V _{CC} ; f = 1MHz; OE = CE = V _{IL} ; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
		TTL input	I _{CC2}		25	mA	
Power Supply Current, Standby	C I, E all	TTL input	I _{CC(S)}		2	mA	CE = V _{CC} ±0.2V
		TTL input		3	mA		
		CMOS input		100	µA		
I _{PP} Read Current	all	Read Mode	I _{PP}		100	µA	V _{PP} = 5.5V
V _{PP} Read Voltage	all	Read Mode	V _{PP}	V _{CC} -0.7	V _{CC}	V	Note 2

* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
 Notes: (1) Active current increases 5 mA per MHz up to operating frequency for all temperature ranges.
 (2) V_{CC} must be applied before V_{PP}, and be removed simultaneously or after V_{PP}.


READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^\circ C$ to $70^\circ C$
 Industrial: $T_{amb} = -40^\circ C$ to $85^\circ C$
 Extended (Automotive): $T_{amb} = -40^\circ C$ to $125^\circ C$

Parameter	Sym	27C256-90*		27C256-10*		27C256-12		27C256-15		27C256-20		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		90		100		120		150		200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		90		100		120		150		200	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		40		45		55		65		75	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	30	0	30	0	35	0	50	0	55	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	t_{OH}	0		0		0		0		0		ns	

* -10, -90 AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 1.5V$ and $V_{OL} = 1.5V$
 Output Load: 1 TTL Load + 30pF

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.


PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = 0V$ to V_{CC}
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -400\mu A$ $I_{OL} = 2.1mA$
V_{CC} Current, program & verify		I_{CC2}		20	mA	Note 1
V_{PP} Current, program		I_{PP2}		25	mA	Note 1
A9 Product Identification		V_H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
V_{CC} Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{CE} Set-Up Time	t_{CES}	2		μs		
\overline{OE} Set-Up Time	t_{OES}	2		μs		
V_{PP} Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms



- Notes: (1) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer
 (2) $V_{CC} = 6.5\text{ V} \pm 0.25\text{ V}$, $V_{PP} = V_H = 13.0\text{ V} \pm 0.25\text{ V}$ for express algorithm

MODES

Operation Mode	\overline{CE}	\overline{OE}	VPP	A9	O0 - O7
Read	VIL	VIL	VCC	X	DOUT
Program	VIL	VIH	VH	X	DIN
Program Verify	VIH	VIL	VH	X	DOUT
Program Inhibit	VIH	VIH	VH	X	High Z
Standby	VIH	X	VCC	X	High Z
Output Disable	VIL	VIH	VCC	X	High Z
Identity	VIL	VIL	VCC	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is transferred to the output after a delay from the falling edge of \overline{OE} (t_{OE}).

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

When these condition are met, the supply current will drop from 20mA to 100 μ A.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

- The \overline{OE} pin is high and a program is not defined.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- VCC is brought to proper voltage,
- VPP is brought to proper V_{H} level,
- The \overline{OE} pin is high and
- the \overline{CE} pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A14 and the data to be programmed is presented to pins O0-O7. When data and address are stable, a low-going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- VCC is at the proper level,
- VPP is at the proper V_{H} level,
- The \overline{CE} pin is high and
- the \overline{OE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} need be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data, although address and data will be available on their input pins.

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to V_{H} (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin \rightarrow	Input	Output								
Identity \downarrow	A0	O7	O6	O5	O4	O3	O2	O1	O0	Hex
Manufacturer Device Type*	V_{IL} V_{IH}	0 1	0 0	1 0	0 0	1 1	0 1	0 0	1 0	29 8C

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 Tamb = 25° C ±5° C
 VCC = 6.5 ±0.25V
 VPP = 13.0 ±0.25V



8

27C256

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27C256 - 25 | I / TS

Package:

J CERDIP
K Ceramic Leadless Chip Carrier
L Plastic Leaded Chip Carrier
P Plastic DIP
SO Plastic SOIC
TS TSOP

Temperature Range:

- 0° C to 70° C
I -40° C to 85° C
E -40° C to 125° C

Access Time:

90 90 nsec
10 100 nsec
12 120 nsec
15 150 nsec
20 200 nsec

Device:

27C256 256K (32K x 8) CMOS EPROM

512K (64K x 8) CMOS EPROM


FEATURES

- High speed performance
 - 90ns access time available
- CMOS Technology for low power consumption
 - 35mA Active current
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Automotive: -40° C to 125° C

DESCRIPTION

The Microchip Technology Inc. 27C512 is a CMOS 512K bit (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



PIN FUNCTION TABLE	
Name	Function
A0 - A15	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}/V_{PP}	Output Enable/ Programming Voltage
O0 - O7	Data Output
V _{CC}	+5V Power Supply
V _{SS}	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to +7.25V
V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14.0V
Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V
Output voltage w.r.t. V_{SS} -0.6V to V_{CC} + 1.0V
Storage temperature -65° C to 150° C
Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics				V _{CC} = +5V ±10%			
				Commercial:	T _{amb} = 0° C to 70° C		
				Industrial:	T _{amb} = -40° C to 85° C		
				Extended (Automotive):	T _{amb} = -40° C to 125° C		
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all		I _{LI}	-10	10	μA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage	all		I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; T _{amb} = 25° C; f = 1MHz
Power Supply Current, Active	C I, E	TTL input TTL input	I _{CC} I _{CC}		35 45	mA mA	V _{CC} = 5.5V f = 1MHz; $\overline{OE}/V_{PP} = \overline{CE} = V_{IL}$; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note (1)
Power Supply Current, Standby	C I, E C	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}		2 3 100	mA mA μA	$\overline{CE} = V_{CC} \pm 0.2V$

* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
Notes: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.


READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 2.0V$ and $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$
 Extended (Automotive): $T_{amb} = -40^{\circ}C$ to $125^{\circ}C$

Parameter	Sym	27C512-90		27C512-10		27C512-12		27C512-15		27C512-20		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		90		100		120		150		200	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		90		100		120		150		200	ns	$\overline{OE}/V_{PP} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		40		40		50		60		75	ns	$\overline{CE} = V_{IL}$
\overline{OE} to Output High Impedance	t_{OFF}	0	35	0	35	0	40	0	45	0	55	ns	
Output Hold from Address, \overline{CE} or \overline{OE}/V_{PP} , whichever occurred first	t_{OH}	0		0		0		0		0		ns	

* -90 AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 1.5V$ and $V_{OL} = 1.5V$
 Output Load: 1 TTL Load + 30pF

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE}/V_{PP} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.


PROGRAMMING DC Characteristics		Ambient Temperature: 25° C ±5° C VCC = 6.5V ± 0.25V, OE/VPP = VH = 13.0V ± 0.25V				
Parameter	Status	Symbol	Min	Max	Units	Conditions (See Note 1)
Input Voltages	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
	Logic "0"	V _{IL}	-0.1	0.8	V	
Input Leakage		I _{LI}	-10	10	µA	V _{IN} = 0V to V _{CC}
Output Voltages	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400µA
	Logic "0"	V _{OL}		0.45	V	I _{OL} = 2.1mA
VCC Current, program & verify		I _{CC2}		35	mA	
OE/VPP Current, program		I _{PP2}		25	mA	CE = V _{IL}
A9 Product Identification		V _{ID}	11.5	12.5	V	

Note: (1) VCC must be applied simultaneously or before the VPP voltage on OE/VPP and removed simultaneously or after the VPP voltage on OE/VPP.

PROGRAMMING AC Characteristics		AC Testing Waveform: V _{IH} = 2.4V and V _{IL} = 0.45V; V _{OH} = 2.0V; V _{OL} = 0.8V Ambient Temperature: 25° C ±5° C VCC = 6.5V ± 0.25V, OE/VPP = VH = 13.0V ± 0.25V				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t _{AS}	2		µs		
Data Set-Up Time	t _{DS}	2		µs		
Data Hold Time	t _{DH}	2		µs		
Address Hold Time	t _{AH}	0		µs		
Float Delay (2)	t _{DF}	0	130	ns		
VCC Set-Up Time	t _{VCS}	2		µs		
Program Pulse Width (1)	t _{PW}	95	105	µs	100µs typical	
CE Set-Up Time	t _{CES}	2		µs		
OE Set-Up Time	t _{OES}	2		µs		
OE Hold Time	t _{OEH}	2		µs		
OE Recovery Time	t _{OR}	2		µs		
OE/VPP Rise Time During Programming	t _{PRT}	50		ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100µsec ± 5%.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING
Waveforms (1)



- Notes: (1) The input timing reference level is 0.8 V for VIL and 2.0 V for VIH.
 (2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.
 (3) VCC = 6.5 V ±0.25 V, VPP = VH = 13.0 V ±0.5 V for express programming algorithm.

MODES

Operation Mode	\overline{CE}	$\overline{OE/VPP}$	A9	O0 - O7
Read	VIL	VIL	X	DOUT
Program	VIL	VH	X	DIN
Program Verify	VIL	VIL	X	DOUT
Program Inhibit	VIH	VH	X	High Z
Standby	VIH	X	X	High Z
Output Disable	VIL	VIH	X	High Z
Identity	VIL	VIL	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the $\overline{OE/VPP}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of $\overline{OE/VPP}$.

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 35mA to 100 μ A.

Output Enable \overline{OE}/V_{PP}

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

- the \overline{OE}/V_{PP} pin is high (V_{IH}).

When a V_H input is applied to this pin, it supplies the programming voltage (V_{PP}) to the device.

Erase Mode (UV Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1's" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- \overline{OE}/V_{PP} is brought to the proper V_H level, and
- \overline{CE} line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- the \overline{OE}/V_{PP} pin is low, and
- the \overline{CE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE}/V_{PP} lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output								
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
	Manufacturer Device Type*	V_{IL} V_{IH}	0 0	0 0	1 0	0 0	1 1	0 1	0 0	1 1

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 Tamb = 25° C ±5° C
 VCC = 6.5 ±0.25V
 VPP = 13.0 ±0.25V



8

27C512

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27C512 - 25 I / P

Package:	J	Cerdip
	K	Ceramic Leadless Chip Carrier
	L	Plastic Leaded Chip Carrier
	P	Plastic DIP
	SO	Plastic SOIC
	TS	TSOP
Temperature Range:	-	0° C to 70° C
	I	-40° C to 85° C
	E	-40° C to 125° C
Access Time:	90	90 nsec
	10	100 nsec
	12	120 nsec
	15	150 nsec
	20	200 nsec
Device:	27C512	512K (64K x 8) CMOS EPROM

512K (64K x 8) CMOS EPROM


FEATURES

- High speed performance
 - 70ns access time available
- CMOS Technology for low power consumption
 - 25mA Active current
 - 30µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C
 - Automotive: -40° C to 125° C

DESCRIPTION

The Microchip Technology Inc. 27C512A is a CMOS 512K bit (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 70ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.



8

PIN FUNCTION TABLE	
Name	Function
A0 - A15	Address Inputs
CE	Chip Enable
OE/VPP	Output Enable/ Programming Voltage
O0 - O7	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss -0.6V to +7.25V
 VPP voltage w.r.t. Vss during programming -0.6V to +14.0V
 Voltage on A9 w.r.t. Vss -0.6V to +13.5V
 Output voltage w.r.t. Vss -0.6V to Vcc + 1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics				Vcc = +5V ±10% Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C Extended (Automotive): Tamb= -40° C to 125° C			
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
		Logic "0"	V _{IL}	-0.5	0.8	V	
Input Leakage	all		I _{LI}	-10	10	µA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400µA I _{OL} = 2.1mA
		Logic "0"	V _{OL}		0.45	V	
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C I, E	TTL input	I _{CC}		25	mA	V _{CC} = 5.5V f = 1MHz; OE/VPP = CE = V _{IL} ; I _{OUT} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note (1)
		TTL input	I _{CC}		35		
Power Supply Current, Standby	C I, E all	TTL input	I _{CC(S)TTL}	1		mA mA µA	CE = V _{CC} ±0.2V
		TTL input	I _{CC(S)TTL}	2			
		CMOS input	I _{CC(S)CMOS}	30			

* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
 Notes: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.

READ OPERATION AC Characteristics


AC Testing Waveform:
Output Load:
Input Rise and Fall Times:
Ambient Temperature:

VIH = 2.4V and VIL = .45V; VOH = 2.0V and VOL = 0.8V
1 TTL Load + 100pF
10nsec
Commercial: Tamb = 0° C to 70° C
Industrial: Tamb = -40° C to 85° C
Extended (Automotive): Tamb = -40° C to 125° C

Parameter	Sym	27C512-70*		27C512-90*		27C512-10*		27C512-12		27C512-15		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	tACC		70		90		100		120		150	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
\overline{CE} to Output Delay	tCE		70		90		100		120		150	ns	$\overline{OE}/V_{PP} = V_{IL}$
\overline{OE} to Output Delay	tOE		30		40		40		50		60	ns	$\overline{CE} = V_{IL}$
\overline{OE} to Output High Impedance	tOFF	0	30	0	35	0	35	0	40	0	45	ns	
Output Hold from Address, \overline{CE} or \overline{OE}/V_{PP} , whichever occurred first	tOH	0	0	0		0		0		0		ns	

* -70/90/10 AC Testing Waveform: VIH = 3.0V and VIL = 0V; VOH = 1.5V and VOL = 1.5V
Output Load: 1 TTL Load + 30pF

READ WAVEFORMS



- Notes: (1) tOFF is specified for \overline{OE}/V_{PP} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to tCE - tOE after the falling edge of \overline{CE} without impact on tCE
 (3) This parameter is sampled and is not 100% tested.

27C512A


PROGRAMMING DC Characteristics		Ambient Temperature: 25° C ±5° C V _{CC} = 6.5V ± 0.25V, OE/V _{PP} = V _H = 13.0V ± 0.25V				
Parameter	Status	Symbol	Min	Max	Units	Conditions (See Note 1)
Input Voltages	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
	Logic "0"	V _{IL}	-0.1	0.8	V	
Input Leakage		I _{LI}	-10	10	μA	V _{IN} = 0V to V _{CC}
Output Voltages	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400μA
	Logic "0"	V _{OL}		0.45	V	I _{OL} = 2.1mA
V _{CC} Current, program & verify		I _{CC2}		35	mA	
OE/V _{PP} Current, program		I _{PP2}		25	mA	CE = V _{IL}
A9 Product Identification		V _{ID}	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before the V_{PP} voltage on OE/V_{PP} and removed simultaneously or after the V_{PP} voltage on OE/V_{PP}.

PROGRAMMING AC Characteristics		AC Testing Waveform: V _{IH} = 2.4V and V _{IL} = 0.45V; V _{OH} = 2.0V; V _{OL} = 0.8V Ambient Temperature: 25° C ±5° C V _{CC} = 6.5V ± 0.25V, OE/V _{PP} = V _H = 13.0V ± 0.25V				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t _{AS}	2		μs		
Data Set-Up Time	t _{DS}	2		μs		
Data Hold Time	t _{DH}	2		μs		
Address Hold Time	t _{AH}	0		μs		
Float Delay (2)	t _{DF}	0	130	ns		
V _{CC} Set-Up Time	t _{VCS}	2		μs		
Program Pulse Width (1)	t _{PW}	95	105	μs	100μs typical	
CE Set-Up Time	t _{CES}	2		μs		
OE Set-Up Time	t _{OES}	2		μs		
OE Hold Time	t _{OEH}	2		μs		
OE Recovery Time	t _{OR}	2		μs		
OE/V _{PP} Rise Time During Programming	t _{PRT}	50		ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100μsec ± 5%.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING
Waveforms (1)



- Notes: (1) The input timing reference level is 0.8 V for V_{IL} and 2.0 V for V_{IH}.
 (2) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer.
 (3) V_{CC} = 6.5 V ± 0.25 V, V_{PP} = V_H = 13.0 V ± 0.5 V for express programming algorithm.

MODES

Operation Mode	\overline{CE}	\overline{OE}/V_{PP}	A9	O0 - O7
Read	V _{IL}	V _{IL}	X	DOUT
Program	V _{IL}	V _H	X	DIN
Program Verify	V _{IL}	V _{IL}	X	DOUT
Program Inhibit	V _{IH}	V _H	X	High Z
Standby	V _{IH}	X	X	High Z
Output Disable	V _{IL}	V _{IH}	X	High Z
Identity	V _{IL}	V _{IL}	V _H	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the \overline{CE} pin is low to power up (enable) the chip
- the \overline{OE}/V_{PP} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is transferred to the output after a delay (t_{OE}) from the falling edge of OE/V_{PP}.

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 25mA to 30 μ A.

Output Enable \overline{OE}/VPP

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

- the \overline{OE}/VPP pin is high (V_{IH}).

When a V_H input is applied to this pin, it supplies the programming voltage (V_{PP}) to the device.

Erase Mode (UV Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1's" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The Express algorithm must be used for best results. It has been developed to improve programming yields and throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- \overline{OE}/VPP is brought to the proper V_H level, and
- \overline{CE} line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- the \overline{OE}/VPP pin is low, and
- the \overline{CE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE}/VPP lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output								
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
	V_{IL}	0	0	1	0	1	0	0	1	29
Manufacturer Device Type*	V_{IH}	0	0	0	0	1	1	0	1	0D

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$



27C512A

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27C512A - 70 I / P

Package:	J	Cerdip
	K	Ceramic Leadless Chip Carrier
	L	Plastic Leaded Chip Carrier
	P	Plastic DIP
	SO	Plastic SOIC
	TS	TSOP
Temperature Range:	-	0° C to 70° C
	I	-40° C to 85° C
	E	-40° C to 125° C
Access Time:	70	70 nsec
	90	90 nsec
	10	100 nsec
	12	120 nsec
	15	150 nsec
Device:	27C512A	512K (64K x 8) CMOS EPROM



256K (16K x 16) High Speed CMOS Erasable PROM

FEATURES

- 16 bit configuration
- High speed performance
—55ns access time available
- CMOS Technology for low power consumption
—90mA Active current
—50mA Standby current
- WordWide architecture offers space saving over Bytewide memories
- Organized 16K x 16: JEDEC standard pinouts
—40-Pin ceramic dual in line package
—44-Pin ceramic leadless chip carrier
- Temperature range available:
—Commercial: 0°C to +70°C
—Industrial: -40°C to +85°C

DESCRIPTION

The Microchip Technology Inc. 27HC1616 is a CMOS 16K x 16 (256K) Programmable Read Only Memory. The device operates at Bipolar PROM speeds but uses far less current than any Bipolar PROM. The 27HC1616 is an excellent choice for any application requiring blazing speeds and low power consumption. The word wide (16 bit) architecture can replace two 8 bit EPROMs in any 16 bit application saving valuable printed circuit space and components costs. Typical applications for the 27HC1616 include automotive systems control, high speed modems, digital signal processing, or any application that uses the 80386, 68030, 29000, etc. high performance microprocessors.



PIN FUNCTION TABLE	
Name	Function
A0 - A13	Address Inputs
\overline{CE}	Chip Enable
OE	Output Enable
PGM	Program Enable
VPP	Programming Voltage
O0 - O15	Data Output
VCC	+5V Power Supply
VSS	Ground
NC	No Connection; No Internal Connection

ELECTRICAL CHARACTERISTICS

Maximum Ratings*


VCC and input voltages w.r.t. VSS -0.6V to +7.25V
 VPP voltage w.r.t. VSS during programming -0.6V to +14.0V
 Voltage on A9 w.r.t. VSS -0.6V to +13.5V
 Output voltage w.r.t. VSS -0.6V to VCC +1.0V
 Temperature under bias -65°C to 125°C
 Storage temperature -65°C to 150°C
 ESD protection on all pins 2KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION		VCC = +5V ±10%					
DC Characteristics		Commercial: Tamb = 0°C to 70°C					
		Industrial: Tamb = -40°C to 85°C					
Parameter	Part	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage	all		I _{LI}	-10	10	µA	V _{IN} = -0.1 to V _{CC} + 1.0V
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -2mA I _{OL} = 8mA
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = -0.1 to V _{CC} + 0.1V
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1MHz
Power Supply Current, Active	all	TTL input	I _{CC}		90	mA	V _{CC} = 5.5V; V _{PP} = V _{CC} f = 2MHz; $\overline{OE} = \overline{CE} = V_{IL}$; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	all		I _{CC}		50	mA	
I _{PP} Read Current	all	Read Mode	I _{PP}		100	µA	V _{PP} = 5.5V
V _{PP} Read Voltage	all	Read Mode	V _{PP}	V _{CC} -0.7	V _{CC}	V	Note 2

Notes: (1) Active current increases 2 mA per MHz up to operating frequency.
 (2) VCC must be applied simultaneously or before VPP and be removed simultaneously or after VPP.

READ OPERATION AC Characteristics		AC Testing Waveform: $V_{IH} = 3.0\text{ V}$ and $V_{IL} = 0.0\text{ V}$; $V_{OH} = V_{OL} = 1.5\text{ V}$ Output Load: 1 TTL Load + 30 pF Input Rise and Fall Times: 5 nsec Ambient Temperature: Commercial: $T_{amb} = 0^\circ\text{ C}$ to 70° C Industrial: $T_{amb} = -40^\circ\text{ C}$ to 85° C						
Parameter	Part	Sym	27HC1616-55		27HC1616-70		Units	Conditions
			Min	Max	Min	Max		
Address to Output Delay	all	tACC		55		70	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	all	tCE2		35		45	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	all	tOE		30		35	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	all	tOFF	0	20	0	25	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever occurs first	all	tOH	0		0		ns	



27HC1616


PROGRAMMING DC Characteristics		Ambient Temperature: 25° C ±5° C For V _{PP} and V _{CC} Voltages refer to Programming Algorithm				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage		I _{LI}	-10	10	µA	V _{IN} = -.1V to V _{CC} + 1.0V
Output Voltages	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = - 2mA I _{OL} = 8mA
V _{CC} Current, program & verify		I _{CC}		90	mA	Note 1
V _{PP} Current,program		I _{PP}		50	mA	Note 1
A9 Product Identification		V _H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

PROGRAMMING AC Characteristics		AC Testing Waveform: V _{IH} = 2.4V; V _{IL} = 0.45V; V _{OH} = 2.0V and V _{OL} = 0.8V Ambient Temperature: 25° C ±5° C For V _{PP} and V _{CC} Voltages, refer to Programming Algorithm				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t _{AS}	2		µs		
Data Set-Up Time	t _{DS}	2		µs		
Data Hold Time	t _{DH}	2		µs		
Address Hold Time	t _{AH}	0		µs		
Float Delay (2)	t _{DF}	0	130	ns		
V _{CC} Set-Up Time	t _{VCS}	2		µs		
Program Pulse Width (1)	t _{PW}	95	105	µs	100 µs typical	
$\overline{\text{CE}}$ Set-Up Time	t _{CES}	2		µs		
$\overline{\text{OE}}$ Set-Up Time	t _{OES}	2		µs		
V _{PP} Set-Up Time	t _{VPS}	2		µs		
Data Valid from $\overline{\text{OE}}$	t _{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 µsec ±5%.
 (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms



Notes: (1) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer
 (2) V_{CC} = 6.5V ± 0.25V, V_{PP} = V_H = 13.0V ± 0.25V for express algorithm

FUNCTIONAL DESCRIPTION

The 27HC1616 has the following functional modes:

—Operation: The 27HC1616 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.

—Programming: To receive its permanent data, the 27HC1616 must be programmed. Both a program and program/verify procedure is available. The Express programming algorithm is recommended.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

For the general characteristics in these operation and programming modes, refer to the table.

Operation Mode	\overline{CE}	\overline{OE}	\overline{PGM}	V _{PP}	A ₉	O ₀ - O ₁₅
Read	V _{IL}	V _{IL}	V _{IH}	V _{CC}	X	D _{out}
Program	V _{IL}	V _{IH}	V _{IL}	V _H	X	D _{in}
Program Verify	V _{IH}	V _{IL}	V _{IH}	V _H	X	D _{out}
Program Inhibit	V _{IH}	X	X	V _H	X	High Z
Standby	V _{IH}	X	X	V _{CC}	X	High Z
Output Disable	X	V _{IH}	V _{IH}	V _{CC}	X	High Z
Identity	V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _H	Identity Code

X = Don't Care
 V_H = 12.0 ± 0.5V

OPERATION

Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC1616's memory data is accessed when

- the chip is enabled by setting the \overline{CE} pin low.
- the data is gated to the output pins by setting the \overline{OE} pin low.

Standby Mode

The standby mode is entered when the \overline{CE} pin is high, and the program mode is not defined. When these conditions are met, the supply current will drop from 90mA to 50mA.

Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the \overline{OE} pin is high, and the program mode is not defined.

Programming/Verification

The 27HC1616 has to be programmed, and afterward the programmed information verified. Before these operations, the Identity Code can be read to properly set up automated equipment. Multiple devices in parallel can be programmed using the programming and inhibit modes.

Programming Algorithm

The "Express" algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100 μ sec each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 2.

The programming mode is entered when:

- a) VCC is brought to the proper level
- b) VPP is brought to the proper VH level
- c) the \overline{OE} pin is high
- d) the \overline{CE} pin is low, and
- e) the PGM pin is pulsed low.

Since the erased state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A13, and the data is presented to pins O0 - O15. When data and address are stable, a low going pulse on the \overline{CE} line programs that memory location.

Verify

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) VCC is at the proper level
- b) VPP is at the proper VH level
- c) the \overline{OE} line is low
- d) the \overline{CE} pin is low, and
- e) the PGM line is high.

Inhibit Mode

When Programming multiple devices in parallel with different data only PGM needs to be under separate control to each device. By pulsing the PGM line low on a particular device, that device will be programmed, and all other devices with corresponding PGM or \overline{CE} held high will not be programmed with the data although address and data are available on their input pins.

Identity Mode

In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to VH (11.5V to 12.5V). The \overline{CE} and \overline{OE} pins must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 - O7.

Pin \rightarrow	Input	Output*								
Identity \downarrow	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
Manufacturer	VIL	0	0	1	0	1	0	0	1	29
Device Type*	VH	1	0	0	1	0	1	1	1	97

*Code subject to change.

Note: O15 - O8 are 00 for the manufacturer and device type code.


Erase

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultra-violet light at wavelengths ≤ 4000 Angstroms (\AA). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537 \AA with an intensity of 12,000 μ W/cm² at 1". The erasure time at that distance is about 15 to 20 min.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$



27HC1616

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27HC1616 - 55 I / P

Package: J Cerdip DIP
K Ceramic Leadless Chip Carrier

Temperature Range: - 0° C to 70° C

Access Time: 55 55 nsec
70 70 nsec

Device: 27HC1616 256K (16K x 16) High Speed CMOS EPROM



27HC256

256K (32K x 8) High Speed CMOS EPROM

FEATURES


- High speed performance
 - 55ns access time available
- CMOS technology for low power consumption
 - 55mA active current
 - 100µA standby current (low power option)
- OTP (one time programming) available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Organized in 32K x 8 - JEDEC Standard Pinouts
 - 28-pin Dual-in-line and SOIC package
 - 32-pin Chip carrier (leadless or plastic)
- Available for the following temperature ranges:
 - Commercial: 0° C to +70° C
 - Industrial: -40° C to +85° C
 - Automotive: -40° C to +125° C

DESCRIPTION


The Microchip Technology Inc 27HC256 is a CMOS 256K bit (electrically) Programmable Read Only Memory. The device is organized into 32K words of 8 bit each. Advanced CMOS technology allows bipolar speed with a significant reduction in power. A low power option (L) allows further reduction in the standby power requirement to 100µA. The 27HC256 is configured in a standard 256K EPROM pinout which allows an easy upgrade for present 27C256 users. A complete family of packages are offered to provide the utmost flexibility. The 27HC256 allows high performance microprocessors to run at full speed without the need of wait states. CMOS design and processing makes this part suitable for applications where high reliability and reduced power consumption are essential.

PIN CONFIGURATIONS


TOP VIEW



DIP



PLCC/LCC



SOIC



PIN FUNCTION TABLE	
Name	Function
A0 - A14	Address Inputs
CE	Chip Enable
OE	Output Enable
V _{PP}	Programming Voltage
O0 - O7	Data Output
V _{CC}	+5V
V _{SS}	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to +7.25V
 V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14V
 Voltage on A₉ w.r.t. V_{SS} -0.6V to +13.5V
 Output voltage w.r.t. V_{SS} -0.6V to V_{CC} +1.0V
 Temperature under bias -65° C to 125° C
 Storage temperature -65° C to 150° C
 Maximum exposure to UV 7258Wsec/cm²
 ESD protection on all pins 2 KV

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION		V _{CC} = +5V ±10%		Commercial:		T _{amb} = 0° C to 70° C	
DC Characteristics				Industrial:		T _{amb} = -40° C to 85° C	
				Extended (Automotive):		T _{amb} = -40° C to 125° C	
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.1	V _{CC} +1 0.8	V V	
Input Leakage	all		I _I	-10	10	µA	V _{IN} = -0.1V to V _{CC} +1.0V
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -4mA I _{OL} = 16mA
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = -0.1V to V _{CC} +0.1V
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; T _{amb} = 25° C; f = 1MHz
Power Supply Current, Active	S, L I, E	TTL input TTL input	I _{CC1} I _{CC2}		55 65	mA mA	V _{CC} = 5.5V; V _{PP} = V _{CC} f = 2MHz; OE = CE = V _{IL} ; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	S SX		I _{CC(S)1}		35 40	mA mA	
Power Supply Current, Standby	L L, I, E L, I, E	TTL input TTL input CMOS input	I _{CC(S)2}		2 3 100	mA mA µA	CE = V _{CC} ±0.2V
I _{PP} Read Current V _{PP} Read Voltage	all all	Read Mode Read Mode	I _{PP} V _{PP}	V _{CC} -0.7	100 V _{CC}	µA V	V _{PP} = 5.5V Note 2

* Parts: S = Standard Power; L = Low Power; I, E = Industrial and Extended Temperature Ranges;
 Notes: (1) Active current increases 3 mA per MHz for Commercial part or 5 mA per MHz for Industrial or Extended Temperature parts up to operating frequency.
 (2) V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 3.0V$ and $V_{IL} = 0.0V$; $V_{OH} = V_{OL} = 1.5V$
 Output Load: 1 TTL Load + 30 pF
 Input Rise and Fall Times: 5 nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^\circ C$ to $70^\circ C$
 Industrial: $T_{amb} = -40^\circ C$ to $85^\circ C$
 Extended (Automotive): $T_{amb} = -40^\circ C$ to $125^\circ C$

Parameter	Part*	Sym	27HC256-55		27HC256-70		27HC256-90		Units	Conditions
			Min	Max	Min	Max	Min	Max		
Address to Output Delay	all	t _{ACC}		55		70		90	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	L	t _{CE1}		55		70		90	ns	$\overline{OE} = V_{IL}$
	S	t _{CE2}		45		45		50		
\overline{OE} to Output Delay	all	t _{OE}		30		35		40	ns	$\overline{CE} = V_{IL}$
\overline{OE} to O/P High Impedance	all	t _{OFF}	0	25	0	30	0	35	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	all	t _{OH}	0		0		0		ns	

* Parts: S = Standard Power; L = Low Power

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

27HC256


PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = OV$ to V_{CC}
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -4mA$ $I_{OL} = 16mA$
V_{CC} Current, program & verify		I_{CC}		55	mA	
V_{PP} Current, program		I_{PP}		30	mA	Note 1
A9 Product Identification		VH	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
V_{CC} Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{OE} Set-Up Time	t_{OES}	2		μs		
V_{PP} Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 $\mu sec \pm 5\%$.
 (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms



- Notes: (1) tDF and tOE are characteristics of the device but must be accommodated by the programmer
 (2) VCC = 6.5V ±0.25V, VPP = VH = 13.0V ±0.25V for express algorithm

FUNCTIONAL DESCRIPTION

The 27HC256 has the following functional modes:

—Operation: The 27HC256 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.

—Programming: To receive its permanent data, the 27HC256 must be programmed. Both a program and program/verify procedure is available. It can be programmed with the "Express" algorithm.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

Operation Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	VPP	A9	O0 - O7
Read	VIL	VIL	VCC	X	DOUT
Program	VIL	VIH	VH	X	DIN
Program Verify	VIH	VIL	VH	X	DOUT
Program Inhibit	VIH	VIH	VH	X	High Z
Standby	VIH	X	VCC	X	High Z
Output Disable	VIL	VIH	VCC	X	High Z
Identity	VIL	VIL	VCC	VH	Identity Code

X = Don't Care

Operation

- Read
- Standby
- Output Disable

For the general characteristics in these operation modes, refer to the table above.

27HC256

Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics.

The 27HC256's memory data is accessed when

- the chip is enabled by setting the \overline{CE} pin low.
- the data is gated to the output pins by setting the \overline{OE} pin low.

For Read operations on the Low Power version, once the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). A faster \overline{CE} access time (t_{CE}) is available on the standard part to provide the additional time for decoding the \overline{CE} signal. Data is transferred to the output after a delay (t_{OE}) from the falling edge of \overline{OE} .

Standby Mode

The standby mode is entered when the \overline{CE} pin is high, and a program mode is not defined. When these conditions are met, the supply current will drop from 55mA to 100 μ A on the low power part, and to 35mA on the standard part.

Output Disable

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the \overline{OE} pin is high, and the program mode is not defined.

Programming Algorithms

The Express algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100 μ sec each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 1.

The programming mode is entered when:

- a) V_{CC} is brought to the proper level
- b) V_{PP} is brought to the proper V_H level
- c) the \overline{OE} pin is high
- d) the \overline{CE} pin is low

Since the erased state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A14, and the data is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that memory location.

Verify

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) V_{CC} is at the proper level
- b) V_{PP} is at the proper V_H level
- c) the \overline{CE} pin is high
- d) the \overline{OE} line is low

Inhibit Mode

When Programming multiple devices in parallel with different data only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed, and all other devices with \overline{CE} held high will not be programmed with the data although address and data are available on their input pins.

Identity Mode

In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} pins must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 - O7.

Pin \rightarrow	Input	Output								
Identity \downarrow	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
Manufacturer Device Type	V_{IL} V_{IH}	0 1	0 0	1 0	0 1	1 0	0 1	0 0	1 0	29 94


Erasure

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state when exposed to ultra-violet light at wavelengths \leq 4000 Angstroms (\AA). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537 \AA with an intensity of 12,000 μ W/cm² at 1". The erasure time at that distance is about 15 to 20 min.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.

PROGRAMMING - Figure 1 Express Algorithm

Conditions:
 $T_{amb} = 25 \pm 5^\circ\text{C}$
 $V_{CC} = 6.5 \pm 0.25\text{V}$
 $V_{PP} = 13.0 \pm 0.25\text{V}$



27HC256

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing, or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27HC256	L	-	55	I	/	SO		
							Package:	J Cerdip DIP K Ceramic Leadless Chip Carrier L PLCC P Plastic DIP SO Plastic SOIC
							Temperature Range:	- 0° C to +70° C I -40° C to +85° C E -40° C to +125° C
							Access Time:	55 55 nsec 70 70 nsec 90 90 nsec (SOIC only) AWD/WTD
							Power Type:	- Standard Power L Low Power
							Device:	27HC256 256K (32K x 8) High Speed EPROM

64K (8K x 8) Low-Voltage CMOS EPROM

FEATURES

- Wide voltage range 3.0V to 5.5V
- High speed performance
 - 200ns access time available at 3.0V
- CMOS Technology for low power consumption
 - 8mA active current at 3.0V
 - 20mA active current at 5.5V
 - 100µA standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C


DESCRIPTION

The Microchip Technology Inc. 27LV64 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as 8K x 8 (8K-Byte) non-volatile memory product. The 27LV64 consumes only 8mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low voltage applications where conventional 5.0 volt only EPROMs can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200ns at 3.0 volts. This device allows system designers the ability to use low voltage non-volatile memory with todays low voltage microprocessors and peripherals in battery powered applications.


A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

PIN CONFIGURATIONS


Top View



DIP/SOIC



PLCC/LCC



TSOP

PIN FUNCTION TABLE	
Name	Function
A0 - A12	Address Inputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
PGM	Program Enable
VPP	Programming Voltage
O0 - O7	Data Output
VCC	+5V Or +3V Power Supply
VSS	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

VCC and input voltages w.r.t. VSS-0.6V to +7.25V
 VPP voltage w.r.t. VSS during programming -0.6V to +14V
 Voltage on A9 w.r.t. VSS-0.6V to +13.5V
 Output voltage w.r.t. VSS-0.6V to VCC +1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		VCC = 3.0V to 5.5V unless otherwise specified Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C					
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all		I _{LI}	-10	10	μA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage	all		I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C I	TTL input TTL input	I _{CC1} I _{CC2}		20 @ 5.0V 8 @ 3.0V 25 @ 5.0V 10 @ 3.0V	mA mA mA mA	V _{CC} = 5.5V; V _{PP} = V _{CC} ; f = 1MHz; $\overline{OE} = \overline{CE} = V_{IL}$; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	C I all	TTL input TTL input CMOS input	I _{CC(S)}		1 @ 3.0V 2 @ 3.0V 100 @ 3.0V	mA mA μA	$\overline{CE} = V_{CC} \pm 0.2V$


* Parts: C = Commercial Temperature Range; I = Industrial Temperature Range
 Notes: (1) Active current increases 8 mA per MHz up to operating frequency for all temperature ranges.

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	27LV64-20		27LV64-25		27LV64-30		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		200		250		300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		200		250		300	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		100		125		125	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.


27LV64

PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = 0V$ to V_{CC}
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -400\mu A$ $I_{OL} = 2.1mA$
V_{CC} Current, program & verify		I_{CC2}		20	mA	Note 1
V_{PP} Current, program		I_{PP2}		25	mA	Note 1
A9 Product Identification		V_H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.25V$				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
V_{CC} Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{CE} Set-Up Time	t_{CES}	2		μs		
\overline{OE} Set-Up Time	t_{OES}	2		μs		
V_{PP} Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		
Notes: (1) For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$. (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).						

PROGRAMMING
Waveforms (1)



- Notes: (1) The input timing reference is 0.8 V for VIL and 2.0 V for VIH.
 (2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.
 (3) Vcc = 6.5 V ± 0.25 V, VPP = VH = 13.0 V ± 0.25 V for Express algorithm.

MODES

Operation Mode	\overline{CE}	\overline{OE}	\overline{PGM}	VPP	A9	O0 - O7
Read	VIL	VIL	VIH	VCC	X	DOUT
Program	VIL	VIH	VIL	VH	X	DIN
Program Verify	VIL	VIL	VIH	VH	X	DOUT
Program Inhibit	VIH	X	X	VH	X	High Z
Standby	VIH	X	X	VCC	X	High Z
Output Disable	VIL	VIH	VIH	VCC	X	High Z
Identity	VIL	VIL	VIH	VCC	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay from the falling edge of \overline{OE} (tOE).

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

- The \overline{OE} pin is high and a program is not defined.

Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000μW/cm² for approximately 20 minutes.

Programming Mode

The express algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- VCC is brought to proper voltage,
- VPP is brought to proper V_H level,
- the \overline{CE} pin is low,
- the \overline{OE} pin is high, and
- the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable, \overline{OE} is high, \overline{CE} is low and a low-going pulse on the PGM line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- VCC is at the proper level,
- VPP is at the proper V_H level,
- the \overline{CE} line is low,
- the PGM line is high, and
- the \overline{OE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} or PGM need be under separate control to each device. By pulsing the \overline{CE} or PGM line low on a particular device in conjunction with the PGM or \overline{CE} line low, that device will be programmed; all other devices with \overline{CE} or PGM held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on \overline{CE} or PGM); and the device is inhibited from programming.

Identity Mode


In this mode specific data is outputted which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL}. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output								
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
	V _{IL}	0	0	1	0	1	0	0	1	29
Manufacturer Device Type*	V _{IH}	0	0	0	0	0	0	1	0	02

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$




27LV64

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS



256K (32K x 8) Low-Voltage CMOS EPROM

FEATURES


- Wide voltage range 3.0V to 5.5V
- High speed performance
 - 200ns access time available at 3.0V
- CMOS Technology for low power consumption
 - 8mA Active current at 3.0V
 - 20mA Active current at 5.5V
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "Express" programming algorithm
- Organized 32K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin PLCC package
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C

DESCRIPTION


The Microchip Technology Inc. 27LV256 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as a 32K x 8 (32K-Byte) non-volatile memory product. The 27LV256 consumes only 8mA maximum of active current during a 3.0 volt read operation, thereby improving battery performance. This device is designed for very low-voltage applications where conventional 5.0 volt only EPROMS can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200ns at 3.0 volts. This device allows systems designers the ability to use low voltage non-volatile memory with today's low-voltage microprocessors and peripherals in battery powered applications.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.


PIN CONFIGURATIONS Top View



DIP/SOIC



PLCC/LCC



TSOP

PIN FUNCTION TABLE	
Name	Function
A0 - A14	Address Inputs
\overline{CE}	Chip Enable
OE	Output Enable
V _{PP}	Programming Voltage
O0 - O7	Data Output
V _{CC}	+5V or +3V Power Supply
V _{SS}	Ground
NC	No Connection;
	No Internal Connection
NU	Not Used; No External Connection is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{CC} and input voltages w.r.t. V_{SS} -0.6V to +7.25V
 V_{PP} voltage w.r.t. V_{SS} during programming -0.6V to +14.0V
 Voltage on A9 w.r.t. V_{SS} -0.6V to +13.5V
 Output voltage w.r.t. V_{SS} -0.6V to V_{CC} + 1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		V _{CC} = 3.0V to 5.0V unless otherwise specified Commercial: T _{amb} = 0° C to 70° C Industrial: T _{amb} = -40° C to 85° C					
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all		I _{LI}	-10	10	μA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400μA I _{OL} = 2.1mA
Output Leakage	all		I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; T _{amb} = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; T _{amb} = 25° C; f = 1MHz
Power Supply Current, Active	C I	TTL input TTL input	I _{CC1} I _{CC2}		20 @ 5.0V 8 @ 3.0V 25 @ 5.0V 10 @ 3.0V	mA mA mA mA	V _{CC} = 5.5V; V _{PP} = V _{CC} ; f = 1MHz; OE = \overline{CE} = V _{IL} ; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note 1
Power Supply Current, Standby	C I all	TTL input TTL input CMOS input	I _{CC(S)}		1 @ 3.0V 2 @ 3.0V 100 @ 3.0V	mA mA μA	\overline{CE} = V _{CC} ±0.2V


* Parts: C = Commercial Temperature Range; I = Industrial Temperature Range
 Notes: (1) Active current increases 5 mA per MHz up to operating frequency for all temperature ranges.

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	27LV256-20		27LV256-25		27LV256-30		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		200		250		300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		200		250		300	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		100		125		125	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

27LV256


PROGRAMMING DC Characteristics		Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Leakage		I_{LI}	-10	10	μA	$V_{IN} = 0V$ to V_{CC}
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -400\mu A$ $I_{OL} = 2.1mA$
Vcc Current, program & verify		I_{CC2}		20	mA	Note 1
VPP Current, program		I_{PP2}		25	mA	Note 1
A9 Product Identification		VH	11.5	12.5	V	

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$; $V_{OL} = 0.8V$ Ambient Temperature: $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$ $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
Vcc Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
\overline{CE} Set-Up Time	t_{CES}	2		μs		
\overline{OE} Set-Up Time	t_{OES}	2		μs		
VPP Set-Up Time	t_{VPS}	2		μs		
Data Valid from \overline{OE}	t_{OE}		100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 μs $\pm 5\%$.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms



Notes: (1) tDF and tOE are characteristics of the device but must be accommodated by the programmer
 (2) VCC = 6.5 V ±0.25 V, VPP = VH = 13.0 V ±0.25 V for express algorithm

MODES

Operation Mode	\overline{CE}	\overline{OE}	VPP	A9	O0 - O7
Read	VIL	VIL	VCC	X	DOUT
Program	VIL	VIH	VH	X	DIN
Program Verify	VIH	VIL	VH	X	DOUT
Program Inhibit	VIH	VIH	VH	X	High Z
Standby	VIH	X	VCC	X	High Z
Output Disable	VIL	VIH	VCC	X	High Z
Identity	VIL	VIL	VCC	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay from the falling edge of \overline{OE} (tOE).

Standby Mode

The standby mode is defined when the \overline{CE} pin is high (V_{IH}) and a program mode is not defined.

Output Enable

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

- The \overline{OE} pin is high.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to proper voltage,
- V_{PP} is brought to proper V_H level,
- The \overline{OE} pin is high and
- the \overline{CE} pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A14 and the data to be programmed is presented to pins O0-O7. When data and address are stable, a low-going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- V_{PP} is at the proper V_H level,
- The \overline{CE} pin is high and
- the \overline{OE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} need be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data, although address and data will be available on their input pins.

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE} lines must be at V_{IL} . A0 is used to access either of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output								
Identity ↓	A0	O7	O6	O5	O4	O3	O2	O1	O0	H e x
Manufacturer	V_{IL}	0	0	1	0	1	0	0	1	29
Device Type*	V_{IH}	1	0	0	0	1	1	0	0	8C

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**


Conditions:
 Tamb = 25° C ±5° C
 VCC = 6.5 ±0.25V
 VPP = 13.0 ±0.25V



27LV256

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



512K (64K x 8) Low-Voltage CMOS EPROM


FEATURES

- Wide voltage range 3.0V to 5.5V
- High speed performance
 - 200ns access time available at 3.0V
- CMOS Technology for low power consumption
 - 12mA Active current at 3.0V
 - 35mA Active current at 5.5V
 - 100µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Separate chip enable and output enable controls
- High speed "Express" programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin PLCC package
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0° C to 70° C
 - Industrial: -40° C to 85° C

DESCRIPTION

The Microchip Technology Inc. 27LV512 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as a 64K x 8 (64K-Byte) non-volatile memory product. The 27LV512 consumes only 12mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low-voltage applications where conventional 5.0 volt only EPROMS can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200ns at 3.0 volts. This device allows systems designers the ability to use low voltage non-volatile memory with today's low-voltage microprocessors and peripherals in battery powered applications.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.



PIN FUNCTION TABLE	
Name	Function
A0 - A15	Address Inputs
\overline{CE}	Chip Enable
OE/VPP	Output Enable/ Programming Voltage
O0 - O7	Data Output
Vcc	+3.0V To +5.5V Power Supply
VSS	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss -0.6V to +7.25V
 VPP voltage w.r.t. Vss during
 programming -0.6V to +14.0V
 Voltage on A9 w.r.t. Vss -0.6V to +13.5V
 Output voltage w.r.t. Vss -0.6V to Vcc + 1.0V
 Storage temperature -65° C to 150° C
 Ambient temp. with power applied -65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		Vcc = 3.0V to 5.5V unless otherwise specified Commercial: Tamb= 0° C to 70° C Industrial: Tamb= -40° C to 85° C					
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
		Logic "0"	V _{IL}	-0.5	0.8	V	
Input Leakage	all		I _{LI}	-10	10	µA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400µA I _{OL} = 2.1mA
		Logic "0"	V _{OL}		0.45	V	
Output Leakage	all		I _{LO}	-10	10	µA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all		C _{IN}		6	pF	V _{IN} = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		C _{OUT}		12	pF	V _{OUT} = 0V; Tamb = 25° C; f = 1MHz
Power Supply Current, Active	C	TTL input	I _{CC1}		35 @ 5.0V	mA	V _{CC} = 5.5V f = 1MHz; \overline{CE} = V _{IL} ; I _{out} = 0mA; V _{IL} = -0.1 to 0.8 V; V _{IH} = 2.0 to V _{CC} ; Note (1)
	I	TTL input	I _{CC2}		12 @ 3.0V	mA	
					45 @ 5.0V	mA	
					12 @ 3.0V	mA	
Power Supply Current, Standby	C	TTL input	I _{CC(S)TTL}		1 @ 3.0V	mA	\overline{CE} = V _{CC} ±0.2V
	I	TTL input	I _{CC(S)TTL}		2 @ 3.0V	mA	
	all	CMOS input	I _{CC(S)CMOS}		100 @ 3.0V	µA	


* Parts: C = Commercial Temperature Range; I = Industrial Temperature Range
 Note: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.

READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$; $V_{OH} = 2.0V$ $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$

Parameter	Sym	27LV512-20		27LV512-25		27LV512-30		Units	Conditions
		Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}		200		250		300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}		200		250		300	ns	$\overline{OE} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}		90		100		125	ns	$\overline{CE} = V_{IL}$
\overline{CE} or \overline{OE} to O/P High Impedance	t_{OFF}	0	50	0	50	0	50	ns	
Output Hold from Address \overline{CE} or \overline{OE} , whichever goes first	t_{OH}	0		0		0		ns	

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE}/V_{PP} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

27LV512


PROGRAMMING DC Characteristics		Ambient Temperature: $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ $V_{CC} = 6.5\text{V} \pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP} = V_H = 13.0\text{V} \pm 0.25\text{V}$				
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V_{IH} V_{IL}	2.0 -0.1	$V_{CC}+1$ 0.8	V V	
Input Current (all inputs)		I_{LI}	-10	10	μA	$V_{IN} = 0\text{V to } V_{CC}$
Output Voltages	Logic "1" Logic "0"	V_{OH} V_{OL}	2.4	0.45	V V	$I_{OH} = -400\mu\text{A}$ $I_{OL} = 2.1\text{mA}$
V_{CC} Current, program & verify		I_{CC2}		35	mA	Note (1)
$\overline{\text{OE}}/V_{PP}$ Current, program		I_{PP2}		25	mA	$\overline{\text{CE}} = V_{IL}$
A9 Product Identification		V_H	11.5	12.5	V	

Note: (1) V_{CC} must be applied simultaneously or before the V_{PP} voltage on $\overline{\text{OE}}/V_{PP}$ and removed simultaneously or after the V_{PP} voltage on $\overline{\text{OE}}/V_{PP}$.

PROGRAMMING AC Characteristics		AC Testing Waveform: $V_{IH} = 2.4\text{V}$ and $V_{IL} = 0.45\text{V}$; $V_{OH} = 2.0\text{V}$; $V_{OL} = 0.8\text{V}$ Ambient Temperature: $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ $V_{CC} = 6.5\text{V} \pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP} = V_H = 13.0\text{V} \pm 0.25\text{V}$				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t_{AS}	2		μs		
Data Set-Up Time	t_{DS}	2		μs		
Data Hold Time	t_{DH}	2		μs		
Address Hold Time	t_{AH}	0		μs		
Float Delay (2)	t_{DF}	0	130	ns		
V_{CC} Set-Up Time	t_{VCS}	2		μs		
Program Pulse Width (1)	t_{PW}	95	105	μs	100 μs typical	
$\overline{\text{CE}}$ Set-Up Time	t_{CES}	2		μs		
$\overline{\text{OE}}$ Set-Up Time	t_{OES}	2		μs		
$\overline{\text{OE}}$ Hold Time	t_{OEH}	2		μs		
$\overline{\text{OE}}$ Recovery Time	t_{OR}	2		μs		
$\overline{\text{OE}}/V_{PP}$ Rise Time During Programming	t_{PRT}	50		ns		

Notes: (1) For Express algorithm, initial programming width tolerance is 100 $\mu\text{sec} \pm 5\%$.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING Waveforms (1)



- Notes: (1) The input timing reference level is 0.8 V for VIL and 2.0 V for VIH.
 (2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.
 (3) VCC = 6.5 V ± 0.25 V, VPP = VH = 13.0 V ± 0.25 V for express programming algorithm.

MODES

Operation Mode	\overline{CE}	$\overline{OE/VPP}$	A9	O0 - O7
Read	VIL	VIL	X	DOUT
Program	VIL	VH	X	DIN
Program Verify	VIL	VIL	X	DOUT
Program Inhibit	VIH	VH	X	High Z
Standby	VIH	X	X	High Z
Output Disable	VIL	VIH	X	High Z
Identity	VIL	VIL	VH	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- the \overline{CE} pin is low to power up (enable) the chip
- the $\overline{OE/VPP}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of $\overline{OE/VPP}$.

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

Output Enable \overline{OE}/V_{PP}

This multifunction pin eliminates bus contention in microprocessor based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when:

- the \overline{OE}/V_{PP} pin is high (V_{IH}).

When a V_H input is applied to this pin, it supplies the programming voltage (V_{PP}) to the device.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- \overline{OE}/V_{PP} is brought to the proper V_H level, and
- \overline{CE} line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- the \overline{OE}/V_{PP} pin is low, and
- the \overline{CE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE}/V_{PP} lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output									
		O7	O6	O5	O4	O3	O2	O1	O0	Hex	
Identity ↓	A0	0	0	0	0	0	0	0	0	0	H e x
Manufacturer Device Type*	V_{IL}	0	0	1	0	1	0	0	1	29	0D
	V_{IH}	0	0	0	0	1	1	0	1		

* Code subject to change.

**PROGRAMMING - FIGURE 1
EXPRESS ALGORITHM**


Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$



27LV512

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





27CXXX EPROM FAMILY PROGRAMMING ALGORITHM

Overview

Microchip Technology Inc. supports three programming algorithms for its CMOS EPROM Family. The selection of an algorithm is an important consideration and will impact the programming time, programming yield and programming margins of the EPROM. **The Express algorithm is the preferred algorithm for all Microchip OTP and windowed EPROMs.**

Fast Programming Algorithm

This is the old industry standard programming algorithm with up to 25 1-msec programming pulses and a three times overprogramming pulse. It is a very stable algorithm to use, with its major drawback being an increase in throughput time especially at the larger densities. The Fast Programming algorithm is no longer recommended for today's programmable memory devices.

Rapid Pulse Programming Algorithm

The Rapid Pulse algorithm provides an alternative to the Fast algorithm. The slight increase in VCC and VPP during programming allows the use of a narrower 100 usec programming pulse and the removal of the overprogramming pulse associated with the Fast Programming. This translates into a decrease in programming times of nearly 40 to 1 and an increase in throughput of nearly 10 to 1. (Throughput is heavily influenced by the machine cycle time of the programmer during the pre-programming blank check, and the post-programming verification. It also varies from programmer to programmer.)

Express Programming Algorithm

The Express algorithm is an improvement on the Rapid Pulse algorithm. While it exhibits the same excellent throughput as the Rapid Pulse algorithm, its advantage lies in the additional increase in VPP and VCC applied during programming. The higher VPP and VCC voltages provide additional charge to the floating gate during programming. After each programming pulse, the cell is verified against a VCC of 6.5 V. This verification step with a higher VCC level ensures an improvement in programming margins.

EPROM PROGRAMMING ALGORITHM

Algorithm Selection

The optimization of programmer throughput is a concern to all EPROM users in a production environment. A major contributor to increasing throughput is shorter programming times. The Express algorithm has been developed to minimize programming times. In addition, sufficient programming margins must be developed to insure EPROM functionality over the full range of voltage and temperature variations. The higher Vcc and Vpp voltages generate this increased margin and provide additional guardband against the effects of aging hardware.

Programming Times (sec)			
Memory Size	Fast	Rapid	Express
64K	32.8	0.819	0.819
128K	65.6	1.64	1.64
256K	131.2	3.28	3.28
512K	262.4	6.55	6.55

Note: Actual throughput time depends on the machine cycle time of the programmer during pre-programming blank check, and the post-programming verification.

Microchip Programming Algorithm Recommendations

Microchip recommends that the Express algorithm be used on all commercial/industrial EPROMs (when available).


The Fast Programming algorithm should be your second choice for the 64K and the 128K EPROMs, with Rapid Pulse being the second choice for the 256K and 512K EPROMs. The remaining algorithm should be your third choice. This recommendation is based on the maximization of programmer throughput and cell margins. At the smaller density (when Express is not available) the increased margins supplied by the Fast Programming far outweigh the small increase in throughput of Rapid Pulse. As you increase density, programming throughput becomes the dominant criteria.

Data I/O Family Code and Pin-Outs*				
Device	Size	Fast	Rapid	Express
27C64	64K	93/33	5C/33	115/033
27C128	128K	93/51	5C/51	115/051
27C256	256K	93/32	5C/32	115/032
27HC256	256K	93/32	5C/32	115/032
27HC1616	256K	-	-	191/1A2
27C512	512K	4B/A4	5E/A4	116/0A4
27LV256	256K	93/32	5C/32	115/032
27LV512	512K	4B/A4	5E/A4	116/0A4

* DIP Packages

PROGRAMMING ALGORITHM Fast Algorithm

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.0 \pm 0.25V$
 $V_{PP} = 12.5 \pm 0.5V$




LOGICAL DEVICES PROGRAMMERS				
	Gang-Pro "S", Model II	Gang-Pro 8+	All Pro 40/88	All-Pro 88 x R
27C64	V 1.0	V 1.1	V 2.1 Ex	V 1.0 Ex
27C128	V 1.0	V 1.1	V 2.1 Ex	V 1.0 Ex
27C256	V 1.0	V 1.1	V 2.1 Ex	V 1.0 Ex
27C512	V 1.0	V 1.1	V 2.1 Ex	V 1.0 Ex
27HC256	V 1.0 Express	V 1.1	V 1.48 Fast	V 1.0 Fast
27HC1616	By Request	By Request		
27LV256	By Request	By Request		
27LV512	By Request	By Request		

STAG PROGRAMMERS												
	Device Code	39M101	40M100	40M101	41M100	41M101	42M100	42M101	ZM2000	ZM2500	ZM3000	1040/84
27C64	02DA	V9.0	V5.0	V6.0	V9.0	V6.0	V3.0	V6.0	v36	v9.0	v12.1	28 stEPROM
27C128	02DB	9.0	5.0	6.0	9.0	6.0	3.0	6.0	20-38	9.0	12/1	28 stEPROM
27C256	02DC	9.0	3.02	6.0	9.0	6.0	1.02	6.0	20-38	9.0	12.1	28 stEPROM
27C512	02DD	9.0	4.0	6.0	9.0	6.0	2.0	6.0	20-30	9.0	12.1	28 stEPROM
27HC256	02DC	9.0	3.02	6.0	9.0	6.0	1.02	6.0	20-38	9.0	12.1	28 stEPROM
27HC1616	---	---	---	---	---	---	---	---	---	---	---	40 stEPROM
27LV256	02DC	9.0	3.02	6.0	9.0	6.0	1.02	6.0	20-38	9.0	12.1	28 stEPROM
27LV512	02DD	9.0	4.0	6.0	9.0	6.0	2.0	6.0	20-30	9.0	12.1	28 stEPROM

EPROM PROGRAMMING ALGORITHM


**PROGRAMMING ALGORITHM
Rapid Pulse**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.25 \pm 0.25V$
 $V_{PP} = 12.75 \pm 0.25V$



**PROGRAMMING ALGORITHM
Express**

Conditions:
 $T_{amb} = 25^{\circ}C \pm 5^{\circ}C$
 $V_{CC} = 6.5 \pm 0.25V$
 $V_{PP} = 13.0 \pm 0.25V$





Memory Products Division

EPROM Programming Guide

All Microchip EPROMs should be programmed using the Express algorithm (shown on reverse side). Other algorithms can cause high programming fallout and even retention failures due to undue stress on the chips. This list will be updated as information becomes available. Programmer models and revisions shown are subject to change by the manufacturers at any time.

<u>Manufacturer</u>	<u>Model</u>	<u>Software Rev</u>	<u>Status</u>
DATA I/O	S1000	24 or 25	Verified Express
DATA I/O	29B	N/A	Uses old algorithms, not upgradable
DATA I/O	288	1.0	Vendor specifies Express
DATA I/O	2900	1.1, 1.2, 1.7	Vendor specifies Express
DATA I/O	3900	1.0, 1.4	Vendor specifies Express
DATA I/O	Autosite	1.0, 1.5	Vendor specifies Express
DATA I/O	Unisite	3.0, 3.1, 3.2	Vendor specifies Express
STAG	PP42	8.0	Verified close to Express, but user must manually select double-voltage verify
STAG	PP39		Same
ELAN	5000/932 Turbo	6.02V1	Vendor specifies Express
ELAN	5000/932	5.05V1	Vendor specifies Express
EPRO	Model 124		User-programmable to Express
LOGICAL DEVICES	AllPro 88,40	2.2	Express AND Low Voltage Support No Express support for Windows version (Exar)
LOGICAL DEVICES	GangPro 8+	1.1	Vendor specifies Express on latest releases
LOGICAL DEVICES	GangPro S		Fast, Rapid only
LOGICAL DEVICES	GangPro S,	1.0	Vendor specifies Express on latest releases
LOGICAL DEVICES	Husky		Fast, Rapid only
BYTEK	Multitrk-4000		Vendor specifies Express on latest releases

ADAPTERS

PLCC-to-DIP

Emulation Technology 32-28-01-P600

TSOP-to-DIP


Emulation Technology AS-32-28-02TS-6ENP-GANG-S

Emulation Technology Phone 408-982-0660, FAX 408-982-0664

Memory Products Division

EXPRESS ALGORITHM

Conditions:
Tamb = 25° C ±5° C
VCC = 6.5 ±0.25V
VPP = 13.0 ±0.25V





SECTION 9 LOGIC PRODUCTS

AY0438	32-Segment CMOS LCD Driver	9-	1
DSP	Product Portfolio	9-	5
DSP320C10	CMOS Digital Signal Processor	9-	9



Microchip

32-Segment CMOS LCD Driver

FEATURES

- Drives up to 32 LCD segments of arbitrary configuration
- CMOS process for: wide supply voltage range, low power operation, high noise immunity, wide temperature range
- CMOS, NMOS and TTL-compatible inputs
- Electrostatic discharge protection on all pins
- Cascadable
- On-chip oscillator
- Requires only three control lines
- Can be used to drive relays, solenoids, print head drives, etc.


APPLICATIONS

- Industrial displays
- Consumer product displays
- Telecom product displays
- Automotive dashboard displays

DESCRIPTION


The AY0438 is a CMOS LSI circuit that drives a liquid crystal display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The AY0438 can drive any standard or custom parallel drive LCD display, whether it be field effect or dynamic scattering; 7-, 9-, 14-, or 16-segment characters; decimals; leading + or -; or special symbols. Several AY0438 devices can be cascaded. The AC frequency of the LCD waveforms can either be supplied by the user or generated by attaching a capacitor to the LCD input, which controls the frequency of an internal oscillator.




PIN CONFIGURATION

40 LEAD DUAL INLINE





44 PLCC



The device also acts as a versatile peripheral, able to drive displays, motors, relays, and solenoids within its output limitations.

The AY0438 is available in 40 lead dual-in-line ceramic and plastic packages. Unpackaged dice are also available.

PIN DESCRIPTION			
Pin #	Name	Direction	Description
1	VDD	-	Supply voltage
2	Load	Input	Latch data from registers
3-29, 32, 33, 37-39	Seg 1-32	Output	Direct drive outputs
30	BP	Output	Backplane drive output
31	LCDΦ	Input	Backplane drive input
34	Data In	Input	Data input to shift register
35	Data Out	Output	Data output from shift register
36	Vss	Ground	Ground
40	Clock	Input	System clock input



OPERATING NOTES

- The shift register loads, shifts, and outputs on the falling edge of the clock.
- A logic 1 on Data In causes a segment to be visible.
- A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
- If LCDΦ is driven, it is in phase with the backplane output.
- To cascade units, either connect backplane of one circuit to LCDΦ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. If the former is chosen, tie just one backplane to the LCD and use a different backplane output to drive the LCDΦ inputs. The data can be loaded to all circuits in parallel or else Data Out can be connected to Data In to form a long serial shift register.
- The supply voltage of the AY0438 is equal to half the peak driving voltage of the LCD.
- The LCDΦ pin can be used in two modes, driven or oscillating. If LCDΦ is driven, the circuit will sense this condition and pass the LCDΦ input to the backplane output. If the LCDΦ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency 2⁸ slower than the oscillator itself. The relationship is shown graphically (see Figure 2). The frequency is nearly independent of supply voltage. If LCDΦ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCDΦ be as large as is practical.
- There are two obvious signal races to be avoided in this circuit, (1) changing Data In when the clock is falling, and (2) changing Load when the clock is falling.
- The number of a segment corresponds to how many pulses have occurred since its data was present at the input. For example, the data on SEG 17 was input 17 clock pulses earlier.
- It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, clock and Data In.

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V _{DD}	-0.3V to +12V
Inputs (CLK, Data In, Load)	V _{CC} to V _{DD} +0.3V
LCD Φ Input.....	-0.3V to V _{DD} +0.3V
Power Dissipation	250mW
Storage Temperature	-65°C to +125°C
Operating Temperature Industrial	-40°C to +85°C

*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied. Operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS						V _{DD} = +5V unless otherwise noted T _A = -40°C to +85°C
Characteristics	Sym	Min	Typ	Max	Units	Conditions
Supply Voltage	V _{DD}	+3.0	-	+8.5	V	
Supply Current	I _{DD}	-	25 13	60 30	μ A μ A	LCD Φ OSC < 15 kHz LCD Φ OSC < 100Hz
Input High Level	V _{IH}	0.5V _{DD}	-	V _{DD}	V	3.0V \leq V _{DD} \leq 8.5V 3.0V \leq V _{DD} \leq 8.5V V _{IN} = 0V and +5.0V V _{DD} = +5.0V
Input Low Level	V _{IL1}	0	-	0.1 V _{DD}	V	
Input Leakage Current	I _L	-	0.01	\pm 10	μ A	
Input Capacitance	C _I	-	-	5.0	pF	
Segment Output Voltage	V _{OH} V _{OL}	0.8V _{DD} 0	- -	V _{DD} 0.1V _{DD}	V V	I _{OH} = -100 μ A I _{OL} = 100 μ A
LCD Φ Input High Level	V _{IN}	0.9V _{DD}	-	V _{DD}	V	
LCD Φ Input Low Level	V _{IL}	0	-	0.1V _{DD}	V	
LCD Φ Input Leakage Current Level	I _L	-	-	10	μ A	V _{IN} = 0V and +5.0V V _{DD} = +5.0V

AC CHARACTERISTICS						
Characteristics	Sym	Min	Typ	Max	Units	Conditions
Clock Rate	f	DC	-	1.5	MHz	50% duty cycle
Data Set-up Time	t _{ds}	150	-	-	nsec	Data change to Clk falling edge
Data Hold Time	t _{dh}	50	-	-	nsec	C _L = 55pF
Load Pulse Width	t _{pw}	175	-	-	nsec	
Data Out Prop. Delay	t _{pd}	-	-	500	nsec	


AY0438

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

AY0438 - I / P





DIGITAL SIGNAL PROCESSORS

DSP Product Portfolio

COMMERCIAL DSP (0° TO 70°)

CMOS DSP - COMMERCIAL (0° TO 70°)				
Microchip Part Number	Speed (MHz) / TI Part Number	Maximum Instruction Cycle Time (ns)	Internal Mask ROM Version Available	Package
DSP320C10-32/P	15.0 to 32.8	122	X	40L Plastic DIP
DSP320C10-32/L	15.0 to 32.8	122	X	44L PLCC
DSP320C10-25/P	15.0 to 25.6/ TMS320C10NL-25	156	X	40L Plastic DIP
DSP320C10-25/L	15.0 to 25.6/ TMS320C10FNL-25	156	X	44L PLCC
DSP320C10/P	6.7 to 20.5/ TMS320C10NL	195	X	40L Plastic DIP
DSP320C10/L	6.7 to 20.5/ TMS320C10FNL	195	X	44L PLCC
DSP320C10-14/P	6.7 to 14.4/ TMS320C10NL-14	277	X	40L Plastic DIP
DSP320C10-14/L	6.7 to 14.4	277	X	44L PLCC

INDUSTRIAL DSP (-45° TO +85°C)

CMOS DSP - INDUSTRIAL (-45° TO +85°C)				
Microchip Part Number	Speed (MHz) / TI Part Number	Maximum Instruction Cycle Time (ns)	Internal Mas ROM Version Available	Package
DSP320C10-32I/P	15.0 to 32.8	122	X	40L Plastic DIP
DSP320C10-32I/L	15.0 to 32.8	122	X	44L PLCC
DSP320C10-25I/P	15.0 to 25.6/ TMS320C10NA-25	156	X	40L Plastic DIP
DSP320C10-25I/L	15.0 to 25.6/ TMS320C10FNA-25	156	X	44L PLCC
DSP320C10I/P	6.7 to 20.5/ TMS320C10NA	195	X	40L Plastic DIP
DSP320C10I/L	6.7 to 20.5/ TMS320C10FNA	195	X	44L PLCC

DIGITAL SIGNAL PROCESSORS

MILITARY DSP (-55° TO +110°C)

Please refer to the "MILITARY DATA BOOK"

CMOS DSP - MILITARY (-55° TO +125°C)						
Microchip	DESC SMD Part Number	Speed (MHz) Part Number	Maximum TI Part Cycle Time (ns)	Package Instruction	Lead Finish	Internal Masked ROM Version
DSP320C10-B/QA	5962-8763301QA	6.7 to 20.5 SMJ320C10JDM	195	40L Ceramic Side-Braze	Solder	-
DSP320C10-B/QC	5692-8763301QC	6.7 to 20.5	195	40L Ceramic Side-Braze	Gold	-
DSP320C10-B/UA	5962-8763301XA	6.7 to 20.5 SMJ320C10FDM	195	44 Terminal LCC	Solder	-
DSP320C10-B/UC	5692-8763301XC	6.7 to 20.5	195	44 Terminal LCC	Gold	-
DSP320C10-25B/QA	5962-8763302QA	15.0 to 25.6	156	40L Ceramic Side-Braze	Solder	-
DSP320C10-25B/QC	5962-8763302QC	15.0 to 25.6	156	40L Ceramic Side-Braze	Gold	-
DSP320C10-25B/UA	5692-8763302XA	15.0 to 25.6	156	44 Terminal LCC	Solder	-
DSP320C10-25B/UC	5962-8763302XC	15.0 to 25.6	156	44 Terminal LCC	Gold	-
DSP320CF10-25B/QA	5962-8763305QA	6.7 to 25.6	156	40L Ceramic Side-Braze	Solder	-
DSP320CF10-25B/QC	5962-8763305QC	6.7 to 25.6	156	40L Ceramic Side-Braze	Gold	-
DSP320CF10-25B/UA	5962-8763305XA	6.7 to 25.6	156	44 Terminal LCC	Solder	-
DSP320CF10-25B/UC	5962-8763305XC	6.7 to 25.6	156	44 Terminal LCC	Gold	-
DSP320CM10-B/QA	5962-8763303QA X	6.7 to 20.5	195	40L Ceramic Side-Braze	Solder	-
DSP320CM10-B/QC	5962-8763303QC	6.7 to 20.5	195	40L Ceramic Side-Braze	Gold	X
DSP320CM10-B/UA	5962-8763303XA X	6.7 to 20.5	195	44 Terminal LCC	Solder	-
DSP320CM10-B/UC	5962-8763303XC	6.7 to 20.5	195	44 Terminal LCC	Gold	X
DSP320CM10-25B/QA	5962-8763304QA X	15.0 to 25.6	156	40L Ceramic Side-Braze	Solder	-
DSP320CM10-25B/QC	5962-8763304QC	15.0 to 25.6	156	40L Ceramic Side-Braze	Gold	X
DSP320CM10-25B/UA	5962-8763304XA X	15.0 to 25.6	156	44 Terminal LCC	Solder	-
DSP320CM10-25B/UC	5962-8763304XC	15.0 to 25.6	156	44 Terminal LCC	Gold	X

PART NUMBERS - MILITARY (see next page for Commercial and Industrial Parts)

DSP320x10 - 32 I / Q A

	Lead Finish:	A	Solder Dip
		C	Gold
	Case Outline:	Q	44 Pin Side Braze DIL
		U	40 Terminal LCC
	Screening Level*:	B	MIL-STD-883C Compliant (-55° C to 125° C)
	Frequency:	-	20.5 MHz
	25	25.6 MHz	
Device:	DSP32010	NMOS DSP	
	DSP320C10	CMOS DSP	
	DSP320CF10	CMOS DSP, 6.7 to 25.6 MHz	
	DSP320C10	CMOS DSP, ROM Version	

*Note: 32010 = TE (Thermally Enhanced LCC); 320C10 = NTE (Non-Thermally Enhanced LCC)

PART NUMBERS - DESC SMD

5xx2 87633 30x Q A

	Lead Finish:	A	Solder Dip
		C	Gold
	Case Outline*:	X	Ceramic Dual-in-line (28 lead)
		Q	Ceramic Side Braze DIL(40 lead)
		Z	Flat pack
	Version:	301	6.7 to 20.5 MHz
	302	15.0 to 25.6 MHz	
	303	6.7 to 20.5 MHz, ROM Version	
	304	15.0 to 25.6 MHz, ROM Version	
	305	6.7 to 25.6 MHz	
Device:	5962	CMOS DSP	
	5692	NMOS DSP	

*Note: The Case Outline Code is used for order entry only and will not be marked on device

DIGITAL SIGNAL PROCESSORS

NOTES:

CMOS Digital Signal Processor

FEATURES

- 122ns instruction cycle
- 144 word on-chip data RAM
- ROM-less version — DSP320C10
- 1.5K word on-chip program ROM—DSP320CM10
- External memory expansion to a total of 4K words at full speed
- 16-bit instruction/data word
- 32-bit ALU/Accumulator
- 16 x 16-bit multiply in 122ns
- 0 to 15-bit barrel shifter
- Eight input and eight output channels
- 16-bit bidirectional data bus with a 65Mbps transfer rate
- Interrupt with a full context save
- Signed two's complement fixed-point arithmetic
- CMOS technology
- Single 5 volt supply
- Four versions available:
 - DSP320C10-14 14.4MHz Clock
 - DSP320C10 20.5MHz Clock
 - DSP320C10-25 25.6MHz Clock
 - DSP320C10-32 32.8MHz Clock


DESCRIPTION

The DSP320C10 is the first low power CMOS member of the Microchip Technology DSP320 family of digital signal processors, designed to support a wide range of high-speed or numeric-intensive applications. This device is a CMOS pin-for-pin compatible version of the industry standard DSP32010 digital signal processor.

The processor has been enhanced to make the Data RAM static with respect to the Reset. Also, the address hold time has been improved to a non-negative value.


This 16/32 bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor thereby offering an inexpensive alternative to multichip bit-slice processors. The DSP320 family contains MOS microcomputers capable of executing eight million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.

The DSP320 family's unique versatility and power give the design engineer solutions to a variety of complicated applications. In addition, these microcomputers are capable of providing the multiple functions often required for a single application. For example, the DSP320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.



DSP320C10

DSP320C10 BLOCK DIAGRAM



PIN DESCRIPTIONS

Name	I/O	Definition	Name	I/O	Definition
A11-A0/ PA2-PA0	OUT	External address bus. I/O port address multiplexed over PA2-PA0.	MC/MP	IN	Memory mode select: High selects microcomputer, low selects microprocessor mode.
BIO	IN	External polling input for bit test and jump operations.	MEN	OUT	Memory enable indicates that D15-D0 will accept external memory instruction.
CLKOUT	OUT	System clock output, 1/4 crystal CLKIN frequency.	RS	IN	Reset used to initialize device.
D15-D0	I/O	16-bit data bus.	VCC	IN	Power.
DEN	OUT	Data enable indicates the processor accepting input data on D15-D0.	VSS	IN	Ground.
INT	IN	Interrupt.	WE	OUT	Write enable indicates valid data on D15-D0.
			X1	IN	Crystal input.
			X2/CLKIN	IN	Crystal input or external clock input.

ARCHITECTURE

The DSP320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The DSP320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The DSP320C10 utilizes hardware to implement functions that other processors typically perform in software. For example, this device contains a hardware multiplier to perform a multiplication in a single 122ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an auto increment/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

32-bit ALU/Accumulator

The DSP320C10 contains a 32-bit ALU and accumulator that support double-precision arithmetic. The ALU operates on 16-bit words taken from the data RAM or derived from immediate instructions. Besides the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.

Shifters

A barrel shifter is available for left-shifting data 0 to 15 places before it is loaded into, subtracted from, or added to the accumulator. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's complement arithmetic. A second shifter left-shifts the upper half of the accumulator 0, 1, or 4 places while it is being stored in the data RAM. Both shifters are very useful for scaling and bit extraction.

16 x 16-bit Parallel Multiplier

The DSP320C10's multiplier performs a 16 x 16-bit, two's complement multiplication in one 122ns instruction cycle. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit result. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the DSP320C10 to perform such fundamental operations as convolution, correlation, and filtering at a very high rate.

Program Memory Expansion

The DSP320C10 is equipped with a 1536-word ROM which can be mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for those situations where a customer has a number of different applications that share the same subroutines. In this case, the common subroutines can be stored on-chip while the application specific code is stored off-chip.

The DSP 320C10 can operate in either of the following memory modes via the MC/MP pin:

Microcomputer Mode (MC)—Instruction addresses 0-1535 fetched from on-chip ROM. Those with addresses 1536-4095 fetched from off-chip memory at full speed.

Microprocessor Mode (MP)—Full speed execution from all 4096 off-chip instruction addresses.

The ability of the DSP320C10 to execute at full speed from off-chip memory provides important benefits:

- Easier prototyping and development work than is possible with a device that can address only on-chip ROM
- Purchase of a standard off-the-shelf product rather than a semi-custom mask-programmed device
- Ease of updating code
- Execution from external RAM
- Downloading of code from another microprocessor
- Use of off-chip RAM to expand data storage capability

Input/Output

The DSP320C10's 16-bit parallel data bus can be utilized to perform I/O functions at burst rates of 65 million bits per second. Available for interfacing to peripheral devices are 128 input and 128 output bits consisting of eight 16-bit multiplexed input ports and eight 16-bit multiplexed output ports. In addition, a polling input for bit test and jump operations (BIO) and an interrupt pin (INT) have been incorporated for multi-tasking.

Interrupts and Subroutines

The DSP320C10 contains a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the DSP320C10's complete context. The instructions, PUSH stack from accumulator, and POP stack to accumulator permit a level of nesting restricted only by the amount of available RAM. The interrupts used in the DSP320C10 are maskable.

DSP320C10

INSTRUCTION SET

The DSP320C10's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general purpose operations, such as high-speed control. The instruction set, explained in Tables 1 and 2, consists primarily of single-cycle single-word instructions, permitting execution rates of up to eight million instructions per second. Only infrequently used branch and I/O instructions are multicyle.

The DSP320C10 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

Three main addressing modes are available with the DSP320C10 instruction set: direct, indirect, and immediate addressing.

Direct Addressing

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used for servicing an interrupt, are stored on the second page. The instruction format for direct addressing is shown below.

15 14 13 12 11 10 9 8	7	6 5 4 3 2 1 0
OPCODE	0	DMA

Bit 7 = 0 defines direct addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain data memory address.

The seven bits of the data memory address (DMA) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

Indirect Addressing

Indirect addressing forms the data memory from the least significant eight bits of one of two auxiliary registers, AR0 and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. The instruction format for indirect addressing is as follows:

15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
OPCODE	1	0	I N C	D E C	N A R	0	0	A R P

Bit7 = 1 defines indirect addressing mode. The opcode is contained in bits 15 through 8. Bits 7 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit 3 = 0, then the content of bit 0 is loaded into the ARP. If bit 3 = 1, then content of ARP remain unchanged. ARP = 0 defines the contents of AR0 as memory address. ARP = 1 defines the contents of AR1 as memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit 5 = 1, then the ARP defines which auxiliary register is to be incremented by 1. If bit 4 = 1, then the ARP defines which auxiliary register is to be decremented by 1. If bit 5 or bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2 and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

Immediate Addressing

The DSP320C10 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

INSTRUCTION SET SUMMARY

TABLE 1 - INSTRUCTION SYMBOLS	
Symbol	Meaning
ACC	Accumulator
D	Data memory address field
I	Addressing mode bit
K	Immediate operand field
PA	3-bit port address field
R	1-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

TABLE 2 - ACCUMULATOR INSTRUCTIONS																					
Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register																	
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ABS	Absolute value of accumulator	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	1	0	0	0	
ADD	Add to accumulator with shift	1	1	0	0	0	0	← S →		I	← D →				→ D →						
ADDH	Add to high-order accumulator bits	1	1	0	1	1	0	0	0	0	0	0	I	← D →				→ D →			
ADDS	Add to accumulator with no sign extension	1	1	0	1	1	0	0	0	0	1	I	← D →				→ D →				
AND	AND with accumulator	1	1	0	1	1	1	1	0	0	1	I	← D →				→ D →				
LAC	Load accumulator with shift	1	1	0	0	1	0	← S →		I	← D →				→ D →						
LACK	Load accumulator immediate	1	1	0	1	1	1	1	1	1	0	← K →				→ D →					
OR	OR with accumulator	1	1	0	1	1	1	1	0	1	0	I	← D →				→ D →				
SACH	Store high-order accumulator bits with shift	1	1	0	1	0	1	1	← X →		I	← D →				→ D →					
SACL	Store low-order accumulator bits	1	1	0	1	0	1	0	0	0	0	I	← D →				→ D →				
SUB	Subtract from accumulator with shift	1	1	0	0	0	1	← S →		I	← D →				→ D →						
SUBC	Conditional subtract (for divide)	1	1	0	1	1	0	0	1	0	0	I	← D →				→ D →				
SUBH	Subtract from high-order	1	1	0	1	1	0	0	0	1	0	I	← D →				→ D →				
SUBS	Subtract from accumulator with no sign extension	1	1	0	1	1	0	0	0	1	1	I	← D →				→ D →				
XOR	Exclusive OR with accumulator	1	1	0	1	1	1	1	0	0	0	I	← D →				→ D →				
ZAC	Zero accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	1		
ZALH	Zero accumulator and load high-order bits	1	1	0	1	1	0	0	1	0	1	I	← D →				→ D →				
ZALS	Zero accumulator and load low-order bits with no sign extension	1	1	0	1	1	0	0	1	1	0	I	← D →				→ D →				

DSP320C10

INSTRUCTION SET SUMMARY (CONT.)

TABLE 2 (CONT.) - AUXILIARY REGISTER AND DATA PAGE POINTER INSTRUCTIONS

Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LAR	Load auxiliary register	1	1	0	0	1	1	1	0	0	R	I	←----- D -----→						
LARK	Load auxiliary register immediate	1	1	0	1	1	1	0	0	0	R	←----- K -----→							
LARP	Load auxiliary register pointer immediate	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0	0	0	K
LDP	Load data memory page pointer	1	1	0	1	1	1	1	1	1	I	←----- D -----→							
LDPK	Load data memory page pointer immediate	1	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	K	
MAR	Modify auxiliary register and pointer	1	1	0	1	1	0	0	0	0	I	←----- D -----→							
SAR	Store auxiliary register	1	1	0	0	1	1	0	0	0	R	I	←----- D -----→						

TABLE 2 (CONT.) - BRANCH INSTRUCTIONS

Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B	Branch unconditionally	2	2	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0
BANZ	Branch on auxiliary register not zero	2	2	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	
BGEZ	Branch if accumulator ≥ 0	2	2	0	0	0	0	←----- BRANCH ADDRESS -----→											
BGZ	Branch if accumulator > 0	2	2	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
BIOZ	Branch on BIO = 0	2	2	0	0	0	0	←----- BRANCH ADDRESS -----→											
BLEZ	Branch if accumulator ≤ 0	2	2	1	1	1	1	1	0	1	1	0	0	0	0	0	0	0	
BLZ	Branch if accumulator < 0	2	2	0	0	0	0	←----- BRANCH ADDRESS -----→											
BNZ	Branch if accumulator ≠ 0	2	2	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
BV	Branch on overflow	2	2	0	0	0	0	←----- BRANCH ADDRESS -----→											
BZ	Branch if accumulator = 0	2	2	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
CALA	Call subroutine from accumulator	2	1	0	0	0	0	←----- BRANCH ADDRESS -----→											
CALL	Call subroutine immediately	2	2	0	1	1	1	1	1	1	1	1	0	0	0	1	1	0	
RET	Return from subroutine or interrupt routine	2	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	
				0	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1

INSTRUCTION SET SUMMARY (CONT.)

TABLE 2 (CONT.) - T REGISTER, P REGISTER, AND MULTIPLY INSTRUCTIONS																				
Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register																
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
APAC	Add P register to accumulator	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1
LT	Load T register	1	1	0	1	1	0	1	0	1	0	1	0	1	← D →					
LTA	LTA combines LT and APAC into one instruction	1	1	0	1	1	0	1	1	0	0	1	0	← D →						
LTD	LTD combines LT, APAC, and DMOV into one instruction	1	1	0	1	1	0	1	0	1	1	1	1	← D →						
MPY	Multiply with T register, store product in P register	1	1	0	1	1	0	1	1	0	1	1	1	← D →						
MPYK	Multiply T register with immediate operand; store product in P register	1	1	1	0	0	← K →													
PAC	Load accumulator from P register	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
SPAC	Subtract P register from accumulator	1	1	0	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0

TABLE 2 (CONT.) - CONTROL INSTRUCTIONS																				
Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register																
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
DINT	Disable interrupt	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	1	0
LST	Load status register	1	1	0	1	1	1	1	0	1	1	1	1	← D →						
NOP	No operation	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	
POP	POP stack to accumulator	2	1	0	1	1	1	1	1	1	1	1	1	0	0	1	1	1	0	
PUSH	PUSH stack from accumulator	2	1	0	1	1	1	1	1	1	1	1	1	0	0	1	1	1	0	
ROVM	Reset overflow mode	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	1	0	1	
SOVM	Set overflow mode	1	1	0	1	1	1	1	1	1	1	1	1	0	0	0	1	0	1	
SST	Store status register	1	1	0	1	1	1	1	1	0	0	1	0	← D →						

TABLE 2 (CONT.) - I/O AND DATA MEMORY OPERATIONS																			
Mne- monic	Description	Number of Cycles Words		OpCode - Instruction Register															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMOV	Copy contents of data memory	1	1	0	1	1	0	1	0	0	1	1	1	← D →					
IN	Input data from port	2	1	0	1	0	0	0	← PA →	1	1	1	1	← D →					
OUT	Output data to port	2	1	0	1	0	0	1	← PA →	1	1	1	1	← D →					
TBLR	Table read from program memory to data RAM	3	1	0	1	1	0	0	1	1	1	1	← D →						
TBLW	Table write from data RAM to program (external only)	3	1	0	1	1	1	1	1	0	1	1	← D →						

DSP320C10

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Over specified temperature range (unless otherwise noted)**

Supply voltage, Vcc-0.3V to 7V

All input voltages-0.3V to 7V

Output voltage-0.3V to 7V

Continuous power dissipation:

DSP320C10 (0° to +70°C) 0.3W

DSP320C10I (-40° to +85°C) 0.36W

DSP320C10-25 (0° to +70°C) 0.35W

DSP320C10I-25 (-40° to +85°C) 0.4W

Air temperature range above operating device:

– Commercial 0° C to 70° C

– Industrial -40° C to 85° C

Storage Temperature Range -55° C to 150° C

Junction Temperature (Tj) 165° C

**Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied - operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Data labeled "typical" is presented for design guidance only and is not guaranteed.

DC CHARACTERISTICS													*Vcc = 5V, TA = 25° C	
Characteristics	DSP320C10			DSP320C10-14			DSP320C10-25			DSP320C10-32			Unit	Conditions
	Min	Nom†	Max	Min	Nom†	Max	Min	Nom†	Max	Min	Nom†	Max		
Supply voltage, Vcc	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	4.5	5.0	5.5	V	
Supply voltage, Vss	—	0	—	—	0	—	—	0	—	—	0	—	V	
High-level input voltage, VIH - All inputs except CLKIN - CLKIN	2.0	—	—	2.0	—	—	2.0	—	—	2.0	—	—	V	
	.65Vcc	—	—	.65Vcc	—	—	.65Vcc	—	—	.65Vcc	—	—	V	
Low-level input voltage, VIL (all inputs)	—	—	0.8	—	—	0.8	—	—	0.8	—	—	0.8	V	
High-level output voltage VOH	Vcc-4	—	—	Vcc-4	—	—	Vcc-4	—	—	Vcc-4	—	—	V	IOH = 20µA
	2.4	—	—	2.4	—	—	2.4	—	—	2.4	—	—	V	IOH = 300µA
Low-level output voltage, VOL	—	—	0.4	—	—	0.4	—	—	0.4	—	—	0.4	V	IOL = 2mA
Off-state output current, IOZ	—	—	20	—	—	20	—	—	20	—	—	20	µA	Vcc = 5.5V
	—	—	-20	—	—	-20	—	—	-20	—	—	-20	µA	Vo = Vcc - .4V
Input current, Ii	—	—	±50	—	—	±50	—	—	±50	—	—	±50	µA	
Supply current, ICC (tested w/clocks running & part in reset)	—	—	50	—	—	50	—	—	55	—	—	65	mA	Vcc = 5.5V
Input capacitance, Ci - Data bus - All others	—	25	—	—	25	—	—	25	—	—	25	—	pF	f = 1MHz, all other pins 0V
	—	15	—	—	15	—	—	15	—	—	15	—	pF	
Output capacitance, Co - Data bus - All others	—	25	—	—	25	—	—	25	—	—	25	—	pF	
	—	10	—	—	10	—	—	10	—	—	10	—	pF	

PARAMETER MEASUREMENT INFORMATION

FIGURE 2 - TEST LOAD CIRCUIT






FIGURE 3 - AC TIMING VOLTAGE REFERENCE LEVELS

a. Inputs, TTL compatible



b. Outputs, TTL compatible




DSP320C10

CLOCK

The DSP320C10 can use either its internal oscillator or an external frequency source for a clock.

INTERNAL CLOCK OPTION

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (See Figure 1). The frequency of CLKOUT is one-fourth the crystal fundamental frequency.



The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1mW, and be specified at a load capacitance of 20pF.

EXTERNAL CLOCK OPTION

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected.

The external frequency injected must conform to the specifications listed in the table below.


CLOCK FREQUENCIES						
Characteristics	Sym	Min	Nom	Max	Unit	Temperature Range Conditions
DSP320C10 Crystal frequency	fx	6.7	—	20.5	MHz	I, C
DSP320C10-14 Crystal frequency	fx	6.7	—	14.4	MHz	I, C
DSP320C10-25 Crystal frequency	fx	6.7	—	25.6	MHz	I, C
DSP320C10-32 Crystal frequency	fx	6.7	—	32.8	MHz	I, C
C1,C2		—	10	—	pf	I, C

CLOCK (CONT.)

CLOCK AC CHARACTERISTICS														TA (Commercial) = 0° to 70° C TA (Industrial) = -40° to 85° C VCC = 5V + 10%, VSS = 0V	
Timing requirements/Switching Characteristics over Recommended Operating Conditions															
		DSP320C10			DSP320C10-14			DSP320C10-25			DSP320C10-32				
Characteristics	Sym	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Unit	Conditions
Master clk cycle time	T _c (MC)	48.78	—	150	69.50	—	150	39	—	150	30.5	—	150	ns	Note 1
Rise time mast. clk in.	T _r (MC)	—	5	10*	—	5	10*	—	4	8*	—	3	6*	ns	
Fall time mast. clk in.	T _f (MC)	—	5	10*	—	5	10*	—	4	8*	—	3	6*	ns	
Pulse dur. mast. clk low, T _c (MC) = 70ns	T _w (MCL)	14*	20	—	14*	20	—	12*	16	—	8*	12	—	ns	
Pulse dur. mast clk high, T _c (MC) = 70ns	T _w (MCH)	14*	20	—	14*	20	—	12*	16	—	8*	12	—	ns	
Pulse dur. mast clk	T _w (MCP)	0.4T _c (C)*	—	0.6T _c (C)*	0.4T _c (C)*	—	0.6T _c (C)*	0.45T _c (C)*	—	0.55T _c (C)*	0.45T _c (C)*	—	0.55T _c (C)*	ns	
CLKOUT cycle time	T _c (C)	195.12	—	—	277.80	—	—	156	—	—	122	—	—	ns	
CLKOUT rise time	T _r (C)	—	10	—	—	10	—	—	10	—	—	4	—	ns	
CLKOUT fall time	T _f (C)	—	8	—	—	8	—	—	8	—	—	7	—	ns	
Pls. dur., CLKOUT low	T _w (CL)	—	92	—	—	131	—	—	74	—	—	57	—	ns	See Fig 2
Pls. dur., CLKOUT high	T _w (CH)	—	90	—	—	129	—	—	72	—	—	54	—	ns	
Delay time to CLKIN↑ to CLKOUT↓ (Note 2)	T _d (MCC)	10	—	60	10	—	60	10	—	50	10	—	50	ns	

Note: (1) TC(C) is the cycle time of CLKOUT. i.e., 4*TC(MC) (4 times CLKIN cycle time if an external oscillator is used)
(2) * These values were derived from characterization data and are not tested or guaranteed.

CLOCK TIMING



* TD(MCC) and TW(MCP) are referenced to an intermediate level of 1.5 volts on the CLKIN waveform.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

DSP320C10


MEMORY AND PERIPHERAL INTERFACE TIMING

MEMORY AND PERIPHERAL INTERFACE - AC CHARACTERISTICS						
Over recommended operating conditions						
Characteristics	Sym	Min	Typ	Max	Unit	Conditions
Delay time CLKOUT↓ to address bus valid (see note)	Td1	10*	—	38	ns	See Figure 2
Delay time CLKOUT↓ to $\overline{\text{MEN}}\downarrow$	Td2	$1/4T_c(C) - 5^*$	—	$1/4T_c(C) + 12$	ns	
Delay time CLKOUT↓ to $\overline{\text{DEN}}\uparrow$	Td3	-8*	—	12	ns	
Delay time CLKOUT↓ to $\overline{\text{DEN}}\downarrow$	Td4	$1/4T_c(C) - 5^*$	—	$1/4T_c(C) + 12$	ns	
Delay time CLKOUT↓ to $\overline{\text{DEN}}\uparrow$	Td5	-8*	—	12	ns	
Delay time CLKOUT↓ to $\overline{\text{WE}}\downarrow$	Td6	$1/2T_c(C) - 5^*$	—	$1/2T_c(C) + 12$	ns	
Delay time CLKOUT↓ to $\overline{\text{WE}}\uparrow$	Td7	-8*	—	12	ns	
Delay time CLKOUT↓ to data bus OUT valid	Td8	—	—	$1/4T_c(C) + 40$	ns	
Time after CLKOUT↓ that data bus starts to be driven	Td9	$1/4T_c(C) - 5^*$	—	—	ns	
Time after CLKOUT↓ that data bus stops being driven	Td10	—	—	$1/4T_c(C) + 30^*$	ns	
Data bus OUT valid after CLKOUT↓	Tv	$1/4T_c(C) - 10$	—	—	ns	
Delay time $\overline{\text{DEN}}\uparrow$, $\overline{\text{MEN}}\uparrow$ and $\overline{\text{WE}}\uparrow$ from $\overline{\text{RS}}\downarrow$	Td11	-	—	$T_c(C) + 50^*$	ns	
Setup time data bus valid prior to CLKOUT↓	T _{su(D)}	38	—	—	ns	
Hold time data bus held valid after CLKOUT↓	T _{h(D)}	0	—	—	ns	
Address bus setup time prior to $\overline{\text{MEN}}\downarrow$ or $\overline{\text{DEN}}\downarrow$	T _{su(A-MD)}	$1/4T_c(C) - 35$	—	—	ns	
Address bus hold after $\overline{\text{WE}}\uparrow$, $\overline{\text{MEN}}\uparrow$ or $\overline{\text{DEN}}\uparrow$	T _{h(A-WMD)}	5	—	—	ns	
Address bus setup time prior to $\overline{\text{WE}}\downarrow$	T _{su(A-WE)}	$1/2T_c(C) - 34$	—	—	ns	
Data bus setup time prior to $\overline{\text{WE}}\downarrow$	T _{su(D-WE)}	$1/4T_c(C) - 32$	—	—	ns	
Data bus hold after $\overline{\text{WE}}\uparrow$	T _{h(D-WE)}	$1/4T_c(C) - 18$	—	—	ns	
External memory access time	T _{acc}	—	—	$T_c(C) - 69$	ns	
External memory output enable time	T _{oe}	—	—	$3/4 T_c(C) - 40$	ns	

*These values were derived from characterization data and are not tested.

Note: 1. Address bus will be valid upon $\overline{\text{WE}}\uparrow$, $\overline{\text{DEN}}\uparrow$, or $\overline{\text{MEN}}\uparrow$.
2. Data may be removed from the data bus upon $\overline{\text{MEN}}\uparrow$ or $\overline{\text{DEN}}\uparrow$ preceding CLKOUT↓


MEMORY AND PERIPHERAL INTERFACE TIMING (CONT.)



DSP320C10

INSTRUCTION TIMING DIAGRAMS (CONT.)

TBLR INSTRUCTION TIMING DIAGRAM




Legend:

- | | |
|------------------------------|--------------------------|
| 1. TBLR INSTRUCTION PREFETCH | 7. ADDRESS BUS VALID |
| 2. DUMMY PREFETCH | 8. ADDRESS BUS VALID |
| 3. DATA FETCH | 9. INSTRUCTION IN VALID |
| 4. NEXT INSTRUCTION PREFETCH | 10. INSTRUCTION IN VALID |
| 5. ADDRESS BUS VALID | 11. DATA IN VALID |
| 6. ADDRESS BUS VALID | 12. INSTRUCTION IN VALID |

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

TBLW INSTRUCTION TIMING DIAGRAM





Legend:

- | | |
|------------------------------|--------------------------|
| 1. TBLW INSTRUCTION PREFETCH | 7. ADDRESS BUS VALID |
| 2. DUMMY PREFETCH | 8. INSTRUCTION IN VALID |
| 3. NEXT INSTRUCTION PREFETCH | 9. INSTRUCTION IN VALID |
| 4. ADDRESS BUS VALID | 10. DATA OUT VALID |
| 5. ADDRESS BUS VALID | 11. INSTRUCTION IN VALID |
| 6. ADDRESS BUS VALID | |

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

INSTRUCTION TIMING DIAGRAMS (CONT.)




DSP320C10

RESET (RS) TIMING

RESET TIMING AC CHARACTERISTICS						
Timing requirements over recommended operating conditions						
Characteristics	Sym	Min	Nom	Max	Unit	Conditions
Reset (\overline{RS}) setup time prior to CLKOUT. See notes 1-4. DSP320C10-32	$T_{su}(R)$	38	—	—	ns	See Figure 2
\overline{RS} pulse duration	$T_w(R)$	$5T_c(C)$	—	—	ns	
Delay time $\overline{DEN}\uparrow$, $\overline{WE}\uparrow$, and $\overline{MEN}\uparrow$ from $\overline{RS}\downarrow$	T_{d11}	—	—	$T_c(C) + 50^*$	ns	
Data bus disable time after \overline{RS}	$T_{dis}(R)$	—	—	$3/4T_c(C) + 120^*$	ns	
Note: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation. *These values were derived from characterization data and are not tested.						

FIGURE 4 - RESET TIMING




Notes:

1. \overline{RS} forces \overline{DEN} , \overline{WE} , and \overline{MEN} high and tristates data bus DO through D15. AB outputs (and program counter) are synchronously cleared to zero after the next complete CLK cycle from $\overline{RS}\downarrow$.
2. \overline{RS} must be maintained for a minimum of five clock cycles.
3. Resumption of normal program will commence after one complete CLK cycle from $\overline{RS}\uparrow$.
4. Due to the synchronizing action on \overline{RS} , time to execute the function can vary dependent upon when $\overline{RS}\uparrow$ or $\overline{RS}\downarrow$ occur in the CLK cycle.
5. Diagram shown is for definition purpose only. \overline{DEN} , \overline{WE} , and \overline{MEN} are mutually exclusive.
6. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.
7. During a write cycle, \overline{RS} may produce an invalid write address.


INTERRUPT (INT) TIMING

INTERRUPT TIMING AC CHARACTERISTICS						
Timing requirements over recommended operating conditions					* These values are not tested	
Characteristics	Sym	Min	Nom	Max	Unit	Conditions
Fall time \overline{INT}	$T_f(INT)$	—	—	15*	ns	
Pulse duration \overline{INT}	$T_w(INT)$	$T_c(C)$	—	—	ns	
Setup time $\overline{INT} \downarrow$ before CLKOUT \downarrow	$T_{su}(INT)$	38	—	—	ns	



I/O (BIO) TIMING

I/O (BIO) AC CHARACTERISTICS						
Timing requirements over recommended operating conditions					* These values are not tested	
Characteristics	Sym	Min	Nom	Max	Unit	Conditions
Fall time \overline{BIO}	$T_f(IO)$	—	—	15*	ns	
Pulse duration \overline{BIO}	$T_w(IO)$	$T_c(C)$	—	—	ns	
Setup time $\overline{BIO} \downarrow$ before CLKOUT \downarrow	$T_{su}(IO)$	38	—	—	ns	



DSP320C10

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

DSP320C10 - 32 I / P

Package:

P Plastic DIP
L PLCC

Temperature Range:

Blank 0 to 70° C
I -40 to 85° C

Frequency:

14 14.4 MHz
— 20.5 MHz
25 25.6 MHz
32 32.8 MHz

Device

DSP320C10 Digital Signal Processor

SECTION 10 QUALITY AND RELIABILITY

Product Quality	10-	1
Product Reliability	10-	9



Microchip



Microchip

Quality

A CORPORATE COMMITMENT

Microchip Technology Inc. has evolved a culture where a commitment to quality is an integral part. By empowering every employee to be responsible for the quality of their work, the entire corporation is involved in the quality process. This interaction creates an environment for continuous improvement throughout the organization. The benefits of the system are then not only enhanced product quality and reliability but also product services.

THE CHALLENGE OF COMPLEXITY

Integrating an Ideal

Microchip's quality programs and business plan are vertically integrated and touch all levels of the company. From the top down, the President and CEO actively leads programs to ensure continuous improvement is a perpetual process. Improvement and cross functional teams work to enhance performance at every department level. Incorporating the improvement objectives into the business plan creates a unity of purpose and mandates that the two merge as one measurement.

Determination to be the Best

A fundamental concept at Microchip is the commitment to continuous improvement. All areas are constantly looking for ways to improve every aspect of the company. This has allowed products and processes to become world class in quality and reliability. These programs are the foundation for success.

PROCESS TECHNOLOGY

All the products manufactured at Microchip make use of a common N-Well CMOS baseline process to which modules are added in order to create the specific functions required by the product (EEPROM, Microcontroller, Logic and EPROM).

The baseline process, which has been in Manufacturing for the last 5 years, uses minimum dimensions of 1.5 μ m, 360 \AA gate oxide thickness, N⁺ doped polysilicon gates and arsenic implanted source-drain diffusions for the N-channel devices.

A more advanced process uses minimum dimensions of 1 μ m, 250 \AA gate oxide thickness, polycide gate and LDD junction for the N-channel devices. A double level metal modules can be added to both processes.

All of these devices utilize a proprietary passivation suitable for a wide variety of package types. Microchip's processes have been developed with reliability and manufacturability as their primary goals.

EEPROM

Microchip's CMOS floating gate EEPROM technology produces a non-volatile memory cell by storing or removing charge from the floating gate. Charge is transferred bidirectionally to the floating gate by Fowler-Nordheim tunneling through a sub-10 nm oxide over the drain of the transistor. This technology produces a memory cell with a typical endurance of > 10⁶ cycles and greater than 10 years of data retention. (See EEPROM application note for details).

EPROM

This technology uses a non-volatile memory cell which stores charge on a self aligned floating gate. Electrons are provided to the floating gate via hot electron injection from the drain depletion region. Each byte can typically be programmed in 100 microseconds, and can retain that data for more than 10 years with unlimited reads. Block erasing is accomplished with a high intensity UV source through the package window. Windowed parts can be erased and reprogrammed more than 100 times.

Microcontroller and Logic

Logic products are built on a variety of Microchip's processes and their derivatives. These products have process modules for production of controllers that feature ROM, Analog, EPROM, and EEPROM. By utilizing the standard processing modules, the designs meld these technologies and their flexibility while maintaining the high quality and reliability standards expected.

QUALITY

Design for Quality and Reliability

Product reliability is designed into all Microchip processes and products. Design margins are established to guarantee every product can be produced economically, error-free and within the tolerances of the manufacturing process. Product Introduction Teams representing manufacturing, engineering, quality and product divisions ensure that exacting standards are met for each specific product.

Quality

Documentation and Procurement Specifications

Microchip's documentation control program assures the correct and current document always is available at the point of use. Active documents are revision coded and serialized. Procurement specifications bear the same requirements. These document control procedures, which are common in the industry for military and high reliability products, are employed by Microchip, system wide.

In Line Controls and Process Assessment

Product integrity is assured by sampling and inspection plans performed in line. This enables Microchip to control and improve product quality levels as product moves through the manufacturing operation. Microchip's acceptance sampling plans in assembly emphasize the attempt to eliminate defective product as it is discovered. Acceptance and sampling plans are based on proprietary low fraction defective (<1000ppm) quality statistics.

To determine whether a process is within normal manufacturing variation, statistical techniques are put to work at selected process steps. In-process controls are performed by operators in the wafer fabrication and assembly operations. Operators take immediate corrective action if a process step is out of its control limit. Through these in-line controls the true capability of a process is generated. (See Appendix A - Controls)

Control of Customer Quality is attained through a statistical program based on minimum defect capability levels. These levels are defined as the error levels associated with the circuit design and science limitations of the chemistry and physics of processing.

Material controls prevent defective piece parts from getting into the line. Microchip's assembly material control sample plan is typical of the emphasis placed on safeguards. (See Appendix B - Material Controls).

Testing for Margin

Microchip conducts a product's initial test under stringent requirements. All quality assurance tests are run to tighter limits than customer specifications. As part of an outgoing quality assurance program, products are tested at least two machine tolerances tighter than those limits specified by the customer on every parameter. Margin testing accounts for normal tolerances of any particular test system and provides the assurance that Microchip's products meet a customer's specifications.

Variation from Expectation

Microchip works to make variation from target as small as possible. The better process is the one that holds the narrowest dispersion. Processes are targeted to maintain Cpk's of >1.5 and currently have typical values of >2.0. Higher process capability values are continually strived for indicating that better process control is being obtained.

Outgoing Quality

Quality Control samples all outgoing product from final testing. These samples measure in line defect levels after screens have been applied. Root cause analysis follows, initiating technical change to effect continuous improvement.

RELIABILITY

Process Qualification

No priority is more important than the one where processes under which Microchip products are built operate without fail. All products are stressed beyond normal use limits when undergoing high temperature operating life and retention bake tests. This is done to ensure that the devices meet the strictest reliability guidelines and will maintain industry low failure rates.

Package Qualification

Package qualification measures a component's ability to withstand extreme thermal and mechanical stresses. All products are stressed to high level industrial specifications to ensure reliability.

Ongoing Sampling of Key Reliability Variables

Microchip conducts accelerated mechanical tests, operating life tests and memory retention tests to explore the many ways failures might occur. Data obtained from continuous testing is used to identify potential reliability problems and for defining action courses to improve product. Microchip's reliability knowledge is shared with customers. This data is available for use in customer's own quality and reliability improvement programs and is published in regular quarterly and yearly reports.

RELIABILITY CONCEPTS

Definition

Reliability is the probability of a system or circuit performing its predefined function adequately under specific conditions for a given period of time. Thus, the reliability of a microcircuit is a function of both stress conditions and the time of operation.

The reliability (or probability of survival) range runs from 0 (no chance of survival) to 1 (no chance of failure). Current microelectronic circuits are manufactured and controlled to such tight specifications that reliability figures for the total operation time approaching 1 (i.e., 0.9999) are common. As a result, the complement of reliability, or the failure probability, is more often quoted in current literature.

The failure rate is the rate at which failures occur on units surviving to a specific number of hours of operation. Failure rates per unit circuit-hour would generally be very small. To avoid reporting such small numbers, failure rates have been defined for greater circuit-hours. One thousand circuit-hours is defined as one circuit operating for one thousand hours, or 1,000 circuits operating for 1 hour, etc. The numbers of circuit-hours is the number of circuits multiplied by the number of operation hours for each circuit.

Two methods to define failure rate are commonly used:

- Percent failures per thousand circuit-hours
- Absolute failures per 10^9 circuit-hours, or FITs.

Note that a failure rate of 0.0001%/1000 hours and 1 FIT are equivalent numbers.

Bathtub Curve: Failure Rate Over Time

The generic representational graph of failure rate vs. time takes the shape of a bathtub curve. (Figure 1).

The early failure rate (infant mortality) period starts from initial operation (time T_0) and decreases as time goes on.

Time T_1 signifies the end of the infant mortality period. The next phase of the curve occurs between time T_1 and T_2 . This long period of time is distinguished by a nearly constant and very low failure rate. After T_2 is passed, the failure rate starts to increase slowly. This last phase of failure rate vs. time is known as the wear-out period.

Temperature Dependency

In order to establish failure rates in a reasonable time, it is necessary to accelerate the incidence of the failure modes. Higher environmental stress levels than those encountered under normal conditions are needed. The accelerating parameter most employed is junction temperature, although voltage and humidity, for example, are also used. Higher temperatures are capable of accelerating many common failure modes dramatically.

Arrhenius Equation

A number of mathematical models were developed to quantify the relationship between accelerated failure rates and increased junction temperatures. The one model most commonly used employs the Arrhenius Equation. It is as follows:

$$AF = e^x, \text{ where } x = \frac{EA}{K} \left[\frac{1}{T_N} - \frac{1}{T_A} \right]$$

AF = Acceleration Factor (non-dimensional)

e = 2.718281828 ... (non-dimensional constant)

EA = Activation energy level (electron volts)

k = Boltzmann's constant = 8.6172×10^{-5} (electron-volts/degree Kelvin)


T_N = Normal junction temperature (degrees Kelvin)

T_A = Accelerated junction temperature (degrees Kelvin)

Thus, the time to achieve a certain probability of failure at time T_1 under temperature T_N can be compressed to T_1 divided by AF at the accelerated temperature, T_A . Note that for true acceleration, the acceleration factor AF is independent of the probability of the fail point specified.

AF, the dependent variable of the Arrhenius Equation is a function of several variables. T_N and T_A are specified for the situation under consideration. EA is a function of the particular mode of failure, and is determined by experimental evaluation.

FIGURE 1: BATHTUB CURVE



Quality

Activation Energy Level

Activation energy levels in semiconductors generally are in the 0.3 - 1.1 electron-volt range. Each failure mode has its own activation energy. Some typical examples are:

<u>FAILURE MECHANISM</u>	<u>EA (eV)</u>
Oxide/Dielectric Breakdown	0.3
Electromigration	0.5 to 0.7
Surface Related Contamination	1.0
Intermetallics	1.0
Floating Gate Charge Loss	0.6
Hot Electron Trapping	-1
Charge Trapping	0.12

A compromise value of 0.6 electron-volts is often used when there is no specific information relating to the failure modes being accelerated.

RELIABILITY TESTS

Operating Life Test

The Operating Life Test is run under dynamic bias conditions where inputs are clocked. The test is conducted at high temperature to accelerate the failure mechanisms. The normal temperature for the test is +125°C for 1,000 hours. Readouts occur at 24, 168, 500 and 1,000 hours. Early hour failures are usually associated with manufacturing defects or otherwise marginal material.

Retention Bake

The Retention Bake Test is performed to accelerate data loss on floating gate devices. The test consists of unbiased baking at elevated temperature. Usually the test lasts for 1,000 hours at +150°C. The failure mechanism that is accelerated is charge leakage from a stored element.

Endurance Cycling

Endurance Cycling establishes the number of times a device can be programmed and erased. Normally the test is conducted at rated temperature conditions and is followed by retention bake. The standard cycling at Microchip is done at 85°C using a byte cycle mode and is followed by a bake of both a checkerboard and an inverse checkerboard of 48 hours at 150°C.

Temperature Cycle

The Temperature Cycle test simulates stresses which occur to systems during power up/power down sequences. The test is intended to reveal any deficiencies resulting from thermal expansion mismatch of the die/package structure. Normally the test is conducted by cycling between -65°C and +150°C in an air ambient. Duration for the test is typically 500 cycles for both plastic and ceramic packages. Endpoint criteria are both electrical and visual/mechanical.

Thermal Shock

The Thermal Shock test is similar to the Temperature Cycle test except that the ambient during cycling is liquid-to-liquid. This stimulates rapid thermal environmental changes. The mechanisms accelerated are identical to those in the Temperature Cycle test except that the Thermal Shock test is a more accelerated test with temperatures normally +125°C to -55°C. The number of cycles are 500 for qualification testing.

Autoclave

The autoclave test determines the survivability of devices in molded plastic packages to a hot, humid environment. The test exposes unbiased, plastic packaged devices to saturated steam at 121°C and 15 pounds per square inch (one atmosphere) gauge pressure. The 168 or more hours of testing allows moisture to penetrate into the die. Chemical corrosion of the die metallization may occur if ionic contaminants are present and the die surface protection is deficient or damaged. Charge leaks from floating devices usually happen before a corrosion mechanism develops.

RELIABILITY TESTS (CONT.)

Temperature Humidity Test

The Temperature Humidity test determines the survivability of devices in molded plastic packages functioning in a hot, humid environment. By convention, test conditions are 85°C with 85% relative humidity. The parts are biased to lend themselves to electrochemical corrosion. The duration of the test is usually 1,000 hours or more. The test checks the adequacy of the die surface protection and the plastic's lack of ionic impurities. The applied bias is 5 volts on alternating pins or set up for minimum power to reduce internal heating and consequent moisture evaporation on the device. Similar to the Autoclave test, charge loss on floating gate devices is a principle failure mechanism.

QUALIFICATION CATEGORIES

In general, qualification is required for new design, major changes in old design, process or material when either wafer fabrication or package assembly operations are affected. Cross functional teams which include reliability develop new products for introduction. In other areas, Microchip utilizes the concept of a Change Control Board which meets regularly to establish which criteria is to be used for all specific proposed changes. This board is made up of representative leaders of various groups and departments throughout Microchip to insure all concerns are heard early during the process.

QUALIFICATION PROGRAMS

Qualifications guarantee changes to or new processes and technologies are properly evaluated for reliability performance.

Reliability Monitoring

Microchip's reliability monitoring program is a comprehensive effort to measure the reliability of all process families with strict regularity. The program strives to improve performance through failure analysis and corrective action. Numerous screening procedures are used and estimates of product life and expected failure rates are provided.

Typical tests and frequencies include:

- Die Monitor on selected product for -
 - Dynamic Life
 - Retention Bake
 - Endurance
- Periodic (weekly, monthly and quarterly) package monitors to evaluate:
 - Mechanical stresses
 - Alignment
 - Temperature and moisture stresses
 - Corrosion resistance
 - Marking permanency

Quality

APPENDIX A - IN LINE CONTROLS

CONTROLS - PLASTIC PACKAGE ASSEMBLY

Operation	Action	Sample Plan	Responsibility		Referenced MIL-STD
			Quality	Prod	
Die Visual	Reject defectives 100% rescreen per LTPD	10% sample LTPD 10	- X	X -	MIL-STD-883C Method 2010
Wafer Saw	Machine Shut Down	One kerf per lot	X	-	MIL-STD-883C Method 2010
Die Attach	Machine Shut Down	4X/Lot/Machine LTPD 15	X	-	N/A
Wire Bond	Machine Shut Down	1% AQL each 1/2 shift	X	-	MIL-STD-883C Method 2010
Post Wire Bond	Reject defectives 100% rescreen per LTPD	LTPD 15	X	-	MIL-STD-883C Method 2010
Mold Press	Machine Shut Down	One sample /4 hrs	X	-	N/A
Die Plating	Reject defectives 100% rescreen per LTPD	Every 4 hrs LTPD 10	X	-	N/A
Trim and Form	Reject defectives 100% rescreen per LTPD	Once/ 2 hrs LTPD 10	X	-	N/A
External Visual and Documentation Verification	Reject defectives 100% rescreen per LTPD	100% LTPD 2	- X	X -	MIL-STD-883C Method 2010, Method 2016

CONTROLS - CERAMIC PACKAGE ASSEMBLY

Operation	Action	Sample Plan	Responsibility		Referenced MIL-STD
			Quality	Prod	
Die Visual	Reject defectives 100% rescreen per LTPD	10% LTPD 10	- X	X -	MIL-STD-883C Method 2010
Wafer Saw	Machine Shut Down	One kerf per lot	X	-	MIL-STD-883C Method 2010
Die Attach	Machine Shut Down	Non-destruct each 2 hrs destruct each shift	X	-	MIL-STD-883C Method 2010
Wire Bond	Machine Shut Down	4X/shift/machine	X	-	MIL-STD-883C Method 2010
Preseal Visual	Reject defectives 100% rescreen per LTPD	100% LTPD 15	- X	X -	MIL-STD-883C Method 2010
Package Seal	Machine Shut Down	LTPD 15	X	-	N/A
Environmental Stress Centrifuge Temp Cycle	Machine Shut Down	LTPD 5 84(0) 84(0)	X	-	MIL-STD-883C Method 2001 Method 1010
Fine Leak	Reject defectives 100% rescreen per LTPD	LTPD 5	X	-	MIL-STD-883C Method 1014
Gross Leak	Reject defectives 100% rescreen per LTPD	LTPD 5	X	-	MIL-STD-883C Method 1014
Lead Trim	Reject defectives 100% rescreen per LTPD	100% LTPD 2	- X	X -	MIL-STD-883C Method 2009
External Visual and Documentation Verification	Reject defectives 100% rescreen per LTPD	100% LTPD 2	- X	X -	MIL-STD-883C Method 2010, Method 2016

Quality

APPENDIX B - MATERIAL CONTROLS PACKAGE

MATERIALS CONTROLS - PLASTIC PACKAGE ASSEMBLY

Operation	Action	Sample Plan	Responsibility		Referenced MIL-STD
			Quality	Prod	
Lead Frame	Reject defectives 100% rescreen per LTPD	Visual, LTPD 2 Functional, LTPD 10 and material spec	X	-	N/A
Die Attach Epoxy	Reject	Functional, LTPD 15 and material spec	X	-	N/A
Gold Wire	Reject	Per material spec	X	-	N/A
Molding Compound	Reject	Spiral flow, 3X/lot Functional, 1X/lot and material spec	X	-	N/A

MATERIALS CONTROLS - CERAMIC PACKAGE ASSEMBLY

Operation	Action	Sample Plan	Responsibility		Referenced MIL-STD
			Quality	Prod	
Base/Lead Frame	Reject 100% rescreen per LTPD	Visual, LTPD 10 Functional, LTPD 10 Bake test, LTPD 15 Dimensions, LTPD 50 and material spec	X	-	MIL-M-38510
Package	Reject 100% rescreen per LTPD	Visual, LTPD 10 Functional, LTPD 10 Bake test, LTPD 15 Dimensions, LTPD 50 Plating, LTPD 10 and material spec	X	-	MIL-M-38510
Preform	Reject	Visual, LTPD 10 Functional, LTPD 15	X	-	MIL-M-38510
Bond Wire	Reject	Per material spec 2 spools/lot	X	-	MIL-M-38510
Lid	Reject	Visual, LTPD 7 Functional, LTPD 10 and material spec	X	-	MIL-M-38510



Product Reliability

OVERVIEW

Microchip Technology Inc.'s products provide competitive leadership in quality and reliability, with demonstrated performance of less than 100 FITs (Failures in Time) operating life for most products. The designed-in reliability of Microchip's products are supported by ongoing reliability data monitors. This document presents current data for your use - to provide you with results you can count on.

The test descriptions included in this document explain Microchip's quality and reliability system. The product data demonstrates its results.

The customer's quality requirements are Microchip's top priority. Ongoing customer feedback and device performance monitoring drive Microchip, leading to continuing improvements in the long-term quality and reliability.

Environment	Typical Failure Mechanism
Operating Life	Process parameter drift/shift Metal electromigration Internal leakage path Lifted bond/ball bond chip-out
Temperature Cycle	Lifted bond/ball chip-out Cracked die or surface cracks Bond pad corrosion
Biased-Humidity	Internal circuit corrosion
Autoclave	Inter-pin leakage Charge loss
High Temp. Bake	Charge loss
High Temp. Reverse Bias	Charge gain, Parameter drift/shift

FAILURE RATE CALCULATION

Extended field life is simulated by using high ambient temperature. In the semiconductor technology, high temperatures dramatically accelerate the mechanisms leading to component failure. Using performance results at different temperatures, an activation energy is determined using the Arrhenius equation. For each type of failure mechanism, the activation energy expresses the degree to which temperature increases the failure rate.

The activation energy values determined by Microchip Technology agree closely with those published in the literature. For complex CMOS devices in production at Microchip Technology, an activation energy of 0.6 eV has been shown to be representative of typical failures on operating life. By definition, failure is reached when a device no longer meets the data sheet specifications as a direct result of the reliability test environment to which it was exposed. Common failure modes for CMOS integrated circuits are identified for each test environment.

To establish a field failure rate, the acceleration factor is applied to the device operating hours observed at high temperature stress and extrapolated to a failure rate at 55°C ambient temperature in still air.

The actual failure rate experienced could be considerably less than that calculated if lower device temperatures occur in the application board, such as would be the case if a fan, a heat sink, or air flow by convection is used.

DEFINITIONS

FIT (Failure In Time): Expresses the estimated field failure rate in number of failures per billion power-on device-hours. 100 FITs equals 0.01% fail per 1,000 device-hours.

Operating Life Test: The device is dynamically exercised at a high ambient temperature (usually 125°C) to quickly simulate field life. Derating from high temperature, an ambient use condition failure rate can be calculated.

Temperature Cycle: The devices are exposed to severe extremes of temperature in an alternating fashion (-65°C for 15 minutes, 150°C for 15 minutes per cycle). Package strength, bond quality and consistency of assembly process are stressed using this environment.

Biased-Humidity: Moisture and bias are used to accelerate corrosion-type failures in plastic packages. The conditions include 85°C ambient temperature with 85% relative humidity. Typical bias voltage is +5 volts and ground on alternating pins.

Autoclave (pressure cooker): Using a pressure of one atmosphere above atmospheric pressure, plastic packaged devices are exposed to moisture at 121°C. The pressure forces moisture permeation of the package and accelerates related failure mechanisms, if present, on the device.

Product Reliability

Thermal Shock: Exposes devices to extreme temperatures from -55°C to +125°C by alternate immersion in liquid media.

Retention Bake: A 150°C temperature stress is used to accelerate charge loss in the memory cell and measure the data retention on the EPROM and EEPROM portions of the circuitry.

RELIABILITY CONTROL SYSTEM

A comprehensive qualification system ensures that released products are designed, processed, packaged and tested to meet both design functionality and strict reliability objectives. Once qualified, a reliability monitor system ensures that wafer fabrication and assembly process performance is stable over time. A set of baseline specifications is maintained that states which changes require requalification. These process changes can only be made after successful demonstration of reliability performance. This system results in reliable field performance, while enabling the smooth phase-in of improved designs and product capability.

RELIABILITY DATA SUMMARY

Introduction

This section provides a reliability summary of Microchip Technology's product. Included is reliability data and packaging information obtained over the recent past.


Plastic Package Characteristics and Codes

As part of an on going product program, Microchip Technology will apply its Quality and Reliability process in evaluating the latest developments in plastic packaging technology, and implement the highest reliability materials and assembly techniques. The plastic packages that are currently available from Microchip are listed in the table below.

Package Description Identification Code

Package Description	Identification Code
Plastic Leadless Chip Carrier	L
Plastic Dual In Line (600)	P
Plastic Dual In Line (300)	SP
Plastic SOIC (.150)	SL/SN
Plastic SOIC (.207)	SM
Plastic SOIC (.300)	SO
Plastic TSOP (8 x 20mm)	TS
Plastic SSOP (.207)	SS

RELIABILITY CONTROL SYSTEM DIAGRAM




HIGH TEMPERATURE (125°C) DYNAMIC LIFE TEST

Graph set for EEPROM, PIC and EPROM for all conditions


High temperature dynamic life testing accelerates random failure modes which would occur in user applica-

tions. Voltage bias and address signals are used to exercise the device in a manner similar to user systems.


EEPROM DYNAMIC LIFE



EPROM DYNAMIC LIFE



PIC MICROCONTROLLER DYNAMIC LIFE




Product Reliability

DATA RETENTION BAKE


Data storage in applicable devices is done by developing a charge on the floating gate structure in the memory cell. Charge loss in this cell structure results in a conversion of zeroes to ones. In order to evaluate the level of

this type of failure, devices are subjected to a 150°C bake. This bake accelerates charge loss in the memory cell and 1000 hours at 150°C is equivalent to approximately 13.5 years in the field at 55°C.


EEPROM RETENTION BAKE



EPROM RETENTION BAKE



PIC MICROCONTROLLER RETENTION BAKE



NOTE: Representation of reliability data typically shows calendar quarter grouping along the x-axis. This provides the equal time interval normally expected for graphical presentation. However, Chi-square statistics

demand equivalent device-hours for fair interval comparison. Such data grouping assures that relatively small sample sizes do not indicate unrepresentative FIT rates.

BIASED 85°/85% R.H.

Microchip Technology evaluates plastic encapsulated devices ability to withstand high temperature, high humidity environments while under electrical bias. This is done by utilizing the industry standard test method known as 85/85. This stress is designed to create corrosion of the metal or internal device leakage if ionic contaminants are present but also may cause charge loss in memory cells.

Operating Hours

package	24	168	504	1008
PDIP	0/2124	1/2124	1/2123	1/2122
PLCC	0/978	0/978	1/978	5/978
SOIC	0/2013	5/2013	0/1881	0/1881
TSOP	0/252	0/252	0/252	0/252

PCT (AUTOCLAVE)

Originally, this test was designed to evaluate corrosion of bond pads due to penetrating moisture combining with contaminant residue on the metal surface. The corrosion failure rate for this test has become nearly zero and a new failure mode has surfaced. This is memory cell charge loss due to moisture penetration along the floating gate allowing a conduction path for removal of stored charge. This moisture path is between the seal of the metal and the passivation which can then be traced to the substrate near the edge of the floating gate. This failure type is the primary mode in the data provided.

Operating Hours

package	24	168
PDIP	0/5181	3/5181
PLCC	0/1342	0/1342
SOIC	0/3969	7/3969
TSOP	0/92	1/92

TEMPERATURE CYCLING

This thermal tests evaluates air to air rapid temperature change evaluating built in material stresses. This is a worst case simulation of system power up/ power down and is based on stringent military packaging requirements.

Operating Results

package	15 cycles	500 cycles
PDIP	0/1226	3/1226
PLCC	0/445	1/445
SOIC	0/512	0/512
TSOP	0/96	0/96
SSOP	0/94	0/94

THERMAL SHOCK

Thermal shock is the most extreme case of temperature cycling by using liquid immersion for the technique to change the device environment. This accelerates any stress related failures with the rapidly changing gradient. After the temperature stressing a constant force centrifuge test is also performed prior to final electrical testing to further uncover any defects that may have occurred under stress.

Operating Results

package	15 cycles	500 cycles
PDIP	0/1146	0/1146
PLCC	0/184	0/184
SOIC	0/512	0/512
TSOP	0/96	0/96
SSOP	0/94	0/94

Product Reliability

PRODUCT RELIABILITY DATA

CMOS PIC								
		Operating Hours						
Device	Operation	24	168	504	1008	Fails	Device Hours	FITs 60% CL @ 55°C
16C57	DLT	0/4371	1/4371	0/2411	0/2411	1	2759568	18
16C56	DLT	0/4596	0/4596	0/1836	1/1836	1	2314368	21
16C55	DLT	0/5462	1/5462	1/2879	1/2878	3	3335472	30
16C54	DLT	1/7678	0/7677	3/4886	1/4883	5	5392488	28
16C57	BAKE	0/4276	0/4276	0/955	0/955	0	1520568	5
16C56	BAKE	0/5104	0/5104	0/1045	0/1045	0	1735272	4
16C55	BAKE	0/6175	0/6175	0/2064	1/2064	1	2771160	6
16C54	BAKE	0/8050	0/8050	1/2979	0/2978	1	3854256	4
EEPROM								
		Operating Hours						
Device	Operation	24	168	504	1008	Fails	Device Hours	FITs 60% CL @ 55°C
24CXX	DLT	0/12161	0/12161	1/3289	2/3288	3	4805304	21
93CXX	DLT	2/2819	1/2817	0/1071	0/1071	3	1372944	73
24LCXX	DLT	0/2523	2/2523	2/2277	2/2275	6	2335536	75
93LCXX	DLT	0/1736	2/1736	3/1046	2/1043	7	1168784	171
28C16	DLT	0/1532	0/1532	0/612	0/612	0	771456	28
28C64	DLT	1/2347	1/2346	0/1066	0/1066	1	1289592	58
24CXX	BAKE	2/10201	1/10199	1/2270	2/2269	5	3619776	17
93CXX	BAKE	0/4544	0/4544	0/855	0/855	0	1481592	5
24LCXX	BAKE	0/2724	0/2724	0/1145	0/1145	0	1419432	5
93LCXX	BAKE	0/1909	0/1909	0/802	0/802	0	994392	8
28C16	BAKE	1/2784	1/2783	2/512	1/510	5	896752	60
28C64	BAKE	0/980	1/980	0/94	1/94	2	243600	108
EPROM								
		Operating Hours						
Device	Operation	24	168	504	1008	Fails	Device Hours	FITs 60% CL @ 55°C
27HC256	DLT	0/1550	0/1550	0/860	0/860	0	982800	22
27C256	DLT	1/5664	1/5663	0/1894	0/1894	2	2542372	29
27C512	DLT	0/2123	0/2123	0/801	0/801	0	1029504	21
27HC256	BAKE	0/1728	1/1728	0/437	0/437	1	657384	26
27C256	BAKE	2/5958	1/5956	0/1115	1/1115	4	1937256	23
27C512	BAKE	2/1942	1/1940	1/285	1/284	5	564864	95

Operation Legend: DLT - Dynamic Life Test (125°C)
 Bake - Retention Bake (150°C)

SECTION 11 PACKAGING

Packaging Outlines and Dimensions 11- 1




PACKAGING

Commercial/Industrial Outlines and Parameters

COMMERCIAL AND INDUSTRIAL PARTS

Part Number Suffix Designations:

XXXXXXXXXX - XX X / XX XXX





Microchip

TABLE OF CONTENTS

SECTION 1: HERMETIC

A. Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)

Symbol List for Side Brazed Package Parameters	11-1-1
8-Lead, Side Brazed, 300 mil	11-1-2
14-Lead, Side Brazed, 300 mil	11-1-3
16-Lead, Side Brazed, 300 mil	11-1-4
18-Lead Side Brazed, 300 mil	11-1-5
22-Lead, Side Brazed, 400 mil	11-1-6
24-Lead, Side Brazed, 600 mil	11-1-7
24-Lead, Side Brazed, 600 mil, Window	11-1-8
28-Lead, Side Brazed, 600 mil	11-1-9
28-Lead, Side Brazed, 600 mil, Window	11-1-10
40-Lead, Side Brazed, 600 mil	11-1-11
40-Lead, Side Brazed, 600 mil, Window	11-1-12
48-Lead, Side Brazed, 600 mil	11-1-13

B. Ceramic Cerdip Dual In-line Package ("J, JW, SJ" Case Outlines)

Symbol List for Cerdip Dual In-Line Package Parameters	11-1-14
8-Lead, Cerdip, 300 mil	11-1-15
16-Lead, Cerdip, 300 mil	11-1-16
18-Lead, Cerdip, 300 mil	11-1-17
18-Lead, Cerdip, 300 mil, Window	11-1-18
22-Lead, Cerdip, 400 mil	11-1-19
24-Lead, Cerdip, 300 mil	11-1-20
24-Lead, Cerdip, 300 mil, Window	11-1-21
24-Lead, Cerdip, 600 mil	11-1-22
24-Lead, Cerdip, 600 mil, Window-1-23	11-1-23
28-Lead, Cerdip, 600 mil	11-1-24
28-Lead, Cerdip, 600 mil, Window	11-1-25
40-Lead, Cerdip, 600 mil	11-1-26
40-Lead, Cerdip, 600 mil, Window	11-1-27

C. Ceramic Flatpack

Symbol List for Ceramic Flatpack Package Parameters	11-1-28
28-Lead	11-1-29

D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

Symbol List for Ceramic Leadless Chip Carrier Package Parameters	11-1-30
28-Lead (Square)	11-1-31
28-Lead, Window (Square)	11-1-32
32-Lead (Rectangle)	11-1-33
32-Lead, FRIT (Rectangle)	11-1-34
32-Lead, Window (Rectangle)	11-1-35
32-Lead, FRIT Window (Rectangle)	11-1-36
44-Lead (Square)	11-1-37

E. Ceramic Leaded Chip Carrier (Surface Mount Package, "JL" Case Outlines)

Symbol List for Ceramic Leaded Chip Carrier Package Parameters	11-1-38
68-Lead (Window)	11-1-39
84-Lead (Window)	11-1-40

TABLE OF CONTENTS (Cont'd)

SECTION 2: PLASTIC

A. Plastic Dual In-Line Package ("P, SP" Case Outlines)

Symbol List for Plastic Dual In-Line Package Parameters	11-2-1
8-Lead, 300 mil	11-2-2
14-Lead, 300 mil	11-2-3
16-Lead, 300 mil	11-2-4
18-Lead, 300 mil	11-2-5
22-Lead, 400 mil	11-2-6
24-Lead, 600 mil	11-2-7
24-Lead, 300 mil	11-2-8
28-Lead, 300 mil	11-2-9
28-Lead, 600 mil	11-2-10
40-Lead, 600 mil	11-2-11
48-Lead, 600 mil	11-2-12

B. Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)

Symbol List for Plastic Leaded Chip Carrier Package Parameters	11-2-13
28-Lead (Square)	11-2-14
32-Lead (Rectangle)	11-2-15
44-Lead (Square)	11-2-16
68-Lead (Square)	11-2-17
84-Lead (Square)	11-2-18

C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SL, SM, SW, SO" Case Outlines)

Symbol List for Plastic Small Outline Package Parameters	11-2-19
8-Lead, 150 mil (Body)	11-2-20
8-Lead, 200 mil (Body)	11-2-21
14-Lead, 150 mil (Body)	11-2-22
18-Lead, 300 mil (Body)	11-2-23
24-Lead, 300 mil (Body)	11-2-24
28-Lead, 300 mil (Body)	11-2-25
28-Lead, 330 mil (Body)	11-2-26

D. Plastic Shrink Small Outline (SSOP) (Surface Mount "SS" Case Outlines)

Symbol List for Plastic Shrink Small Outline Package Parameters	11-2-27
20-Lead, 209 mil Body (5.30mm)	11-2-28
28-Lead, 209 mil Body (5.30mm)	11-2-29

E. Plastic Thin Small Outline (TSOP) (Surface Mount, "TS" Case Outlines)

Symbol List for Thin Small Outline Package Parameters	11-2-30
28-Lead, (8 x 20mm) TSOP I)	11-2-31
32-Lead, (8 x 20mm) TSOP I)	11-2-32

F. Plastic Metric Quad Flatpack (MQFP) (Surface Mount, "PQ" Case Outlines)

Symbol List for Plastic Metric Quad Flatpack Package Parameters	11-2-33
44-Lead, (10x10mm) Body 1.6/.015mm	11-2-34

SECTION 3: DEVICES IN DIE/WAFER FORM 11-3-1

Packaging Diagrams and Parameters

Ceramic Side Brazed Dual In-line Family

Symbol List for Ceramic Side Brazed Dual In-line Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the guage plane
A	Distance between seating plane to highest point of body (lid)
A ₁	Distance between seating plane and base plane
A ₂	Distance from base plane to highest point of body (lid)
A ₃	Base body thickness
B	Width of terminal leads
B ₁	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
C	Thickness of terminal leads
D	Largest overall package parameter of length
D ₁	Body length parameter - end lead center to end lead center
E	Largest overall package width parameter outside of lead
E ₁	Body width parameters not including leads
eA	Linear spacing of true minimum lead position center line to center line
eB	Linear spacing between true lead position outside of lead to outside of lead
e ₁	Linear spacing between center lines of body standoffs (terminal leads)
L	Distance from seating plane to end of lead
N	Total number of potentially useable lead positions
S	Distance from true position center line of No. 1 lead to the extremity of the body
S ₁	Distance from other end lead edge positions to the extremity of the body

Notes:


1. Controlling parameter: inches.
2. Parameter "e," ("e") is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameter "B₁" is nominal.



Microchip

Packaging Diagrams and Parameters


Package Type: 8-Lead Ceramic Side Brazed Dual In-line (300 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.302	3.937		0.130	0.155	
A1	0.635	1.143		0.025	0.045	
A2	2.032	2.794		0.080	0.110	
A3	1.778	2.413		0.070	0.095	
B	0.4064	0.508		0.016	0.020	
B1	1.3716	1.3716	Typical	0.054	0.054	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	13.0048	13.4112		0.512	0.528	
D1	7.4168	7.8232	Reference	0.292	0.308	Reference
E	7.5692	8.2296		0.298	0.324	
E1	7.112	7.620		0.280	0.300	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.620	9.652		0.300	0.380	
L	3.302	3.810		0.130	.150	
N	8	8		8	8	
S	2.540	3.048		0.100	0.120	
S1	0.127	-		.005	-	

Packaging Diagrams and Parameters


Package Type: 14-Lead Ceramic Side Brazed Dual In-line (300 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.302	4.064		0.130	0.160	
A ₁	0.635	1.143		0.025	0.045	
A ₂	2.032	2.794		0.080	0.110	
A ₃	1.778	2.413		0.070	0.095	
B	0.4064	0.508		0.016	0.020	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2032	0.3048	Typical	0.008	0.012	Typical
D	18.796	19.2278		0.740	0.757	
D ₁	15.0368	15.4432	Reference	0.592	0.608	Reference
E	7.620	8.382		0.300	0.330	
E ₁	7.0612	7.5692		0.278	0.298	
e ₁	2.3622	2.7432	Typical	0.093	0.108	Typical
eA	7.366	7.874	Reference	0.290	0.310	Reference
eB	7.620	9.652		0.300	0.380	
L	3.175	4.191		0.125	0.165	
N	14	14		14	14	
S	–	2.4892		–	0.098	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 16-Lead Ceramic Side Brazed Dual In-line (300 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.302	4.064		0.130	0.160	
A1	0.635	1.143		0.025	0.045	
A2	2.032	2.794		0.080	0.110	
A3	1.778	2.413		0.070	0.095	
B	0.4064	0.508		0.016	0.020	
B1	1.3716	1.3716	Typical	0.054	0.054	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	19.812	20.574		0.780	0.810	
D1	17.653	17.907	Reference	0.695	0.705	Reference
E	7.620	8.382		0.300	0.330	
E1	7.1628	7.4676		0.282	0.294	
e1	2.413	2.667	Typical	0.095	0.105	Typical
eA	7.366	7.874	Reference	0.290	0.310	Reference
eB	7.620	9.652		0.300	0.380	
L	3.175	4.191		0.125	0.165	
N	16	16		16	16	
S	–	2.032		–	0.080	
S1	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 18-Lead Ceramic Side Brazed Dual In-line (300 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.302	4.064		0.130	0.160	
A1	0.635	1.143		0.025	0.045	
A2	2.032	2.794		0.080	0.110	
A3	1.778	2.413		0.070	0.095	
B	0.4064	0.508		0.016	0.020	
B1	1.3716	1.3716	Typical	0.054	0.054	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	22.352	23.114		0.880	0.910	
D1	20.193	20.447	Reference	0.795	0.805	Reference
E	7.620	8.382		0.300	0.330	
E1	7.0612	7.5692		0.278	0.298	
e1	2.413	2.667	Typical	0.095	0.105	Typical
eA	7.366	7.874	Reference	0.290	0.310	Reference
eB	7.620	9.652		0.300	0.380	
L	3.175	4.191		0.125	0.165	
N	18	18		18	18	
S	–	2.4892		–	0.098	
S1	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 22-Lead Ceramic Side Brazed Dual In-line (400 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	2.667	4.064		0.105	0.160	
A ₁	0.7112	1.2192		0.028	0.048	
A ₂	2.032	3.302		0.080	0.130	
A ₃	1.778	2.921		0.070	0.115	
B	0.4318	0.5842		0.017	0.023	
B ₁	1.016	1.016	Typical	0.040	0.040	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	27.1526	27.8638		1.069	1.091	
D ₁	25.2968	25.6032	Reference	0.992	1.008	Reference
E	10.160	10.922		0.400	0.430	
E ₁	9.7282	9.9822		0.383	0.393	
e ₁	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	9.906	10.414	Reference	0.390	0.410	Reference
eB	10.160	12.192		0.400	0.480	
L	3.175	4.191		0.125	0.165	
N	22	22		22	22	
S	–	2.032		–	0.080	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 24-Lead Ceramic Side Brazed Dual In-line (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.445		0.120	0.175	
A ₁	1.016	1.524		0.040	0.060	
A ₂	2.032	2.921		0.080	0.115	
A ₃	1.778	2.540		0.070	0.100	
B	0.4064	0.508		0.016	0.020	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	30.1752	30.7848		1.188	1.212	
D ₁	27.7368	28.1432	Reference	1.092	1.108	Reference
E	14.986	16.002		0.590	0.630	
E ₁	14.7828	14.9352		0.582	0.588	
e ₁	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	24	24		24	24	
S	–	2.540		–	0.100	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 24-Lead Ceramic Side Brazed Dual In-line with Window (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.445		0.120	0.175	
A ₁	1.016	1.524		0.040	0.060	
A ₂	2.032	2.921		0.080	0.115	
A ₃	1.778	2.540		0.070	0.100	
B	0.4064	0.508		0.016	0.020	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	30.1752	30.7848		1.188	1.212	
D ₁	27.7368	28.1432	Reference	1.092	1.108	Reference
E	14.986	16.002		0.590	0.630	
E ₁	14.7828	14.9352		0.582	0.588	
e ₁	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	24	24		24	24	
S	–	2.540		–	0.100	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Side Brazed Dual In-line (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.064		0.120	0.160	
A ₁	1.016	1.524		0.040	0.060	
A ₂	2.032	2.921		0.080	0.115	
A ₃	1.778	2.540		0.070	0.100	
B	0.4572	0.508		0.018	0.020	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	35.2044	35.9156		1.386	1.414	
D ₁	32.8168	33.2232	Reference	1.292	1.308	Reference
E	14.986	16.002		0.590	0.630	
E ₁	14.7828	15.1892		0.582	0.598	
e ₁	2.4892	2.5908	Typical	0.098	0.102	Typical
eA	14.986	15.494	Reference	0.590	0.610	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	28	28		28	28	
S	–	2.540		–	0.100	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Side Brazed Dual In-line with Window (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.064		0.120	0.160	
A1	1.016	1.524		0.040	0.060	
A2	2.032	2.921		0.080	0.115	
A3	1.778	2.540		0.070	0.100	
B	0.4572	0.508		0.018	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	35.2044	35.9156		1.386	1.414	
D1	32.8168	33.2232	Reference	1.292	1.308	Reference
E	14.986	16.002		0.590	0.630	
E1	14.7828	15.1892		0.582	0.598	
e1	2.4892	2.5908	Typical	0.098	0.102	Typical
eA	14.986	15.494	Reference	0.590	0.610	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	28	28		28	28	
S	–	2.540		–	0.100	
S1	0.127	–		0.005	–	

Packaging Diagrams and Parameters

Package Type: 40-Lead Ceramic Side Brazed Dual In-line (600 mil)




Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.445		0.120	0.175	
A1	1.016	1.524		0.040	0.060	
A2	2.032	2.921		0.080	0.115	
A3	1.829	2.235		.072	.088	
B	0.4064	0.508		0.016	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	50.546	51.308		1.990	2.020	
D1	48.056	48.463	Reference	1.892	1.908	Reference
E	15.240	16.256		0.600	0.640	
E1	14.478	15.748		0.570	0.620	
e1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	40	40		40	40	
S	–	2.4892		–	0.098	
S1	0.127	–		0.005	–	



Microchip

Packaging Diagrams and Parameters


Package Type: 40-Lead Ceramic Side Brazed Dual In-line with Window (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.445		0.120	0.175	
A ₁	1.016	1.524		0.040	0.060	
A ₂	2.032	2.921		0.080	0.115	
A ₃	1.829	2.235		.072	.088	
B	0.4064	0.508		0.016	0.020	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	50.546	51.308		1.990	2.020	
D ₁	48.056	48.463	Reference	1.892	1.908	Reference
E	15.240	16.256		0.600	0.640	
E ₁	14.478	15.748		0.570	0.620	
e ₁	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	40	40		40	40	
S	–	2.4892		–	0.098	
S ₁	0.127	–		0.005	–	

Packaging Diagrams and Parameters

Package Type: 48-Lead Ceramic Side Brazed Dual In-line (600 mil)



Package Group: Ceramic Side Brazed Dual In-line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.048	4.445		0.120	0.175	
A1	1.016	1.524		0.040	0.060	
A2	2.032	2.921		0.080	0.115	
A3	1.829	2.235		0.072	0.088	
B	0.4064	0.508		0.016	0.020	
B1	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2286	0.3048	Typical	0.009	0.012	Typical
D	60.3504	61.5696		2.376	2.424	
D1	58.2168	58.6232	Reference	2.292	2.308	Reference
E	15.240	16.256		0.600	0.640	
E1	14.478	15.748		0.570	0.620	
e1	2.3368	2.7432	Typical	0.092	0.108	Typical
eA	15.240	15.290	Reference	0.600	0.600	Reference
eB	14.986	16.256		0.590	0.640	
L	3.302	4.064		0.130	0.160	
N	48	48		48	48	
S	–	2.4892		–	0.100	
S1	0.127	–		0.005	–	



Packaging Diagrams and Parameters

Ceramic Cerdip Dual In-line Family


Symbol List for Ceramic Cerdip Dual In-line Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the guage plane
A	Distance between seating plane to highest point of body (lid)
A1	Distance between seating plane and base plane
A2	Distance from base plane to highest point of body (lid)
A3	Base body thickness
B	Width of terminal leads
B1	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
C	Thickness of terminal leads
D	Largest overall package parameter of length
D1	Body length parameter - end lead center to end lead center
E	Largest overall package width parameter outside of lead
E1	Body width parameters not including leads
eA	Linear spacing of true minimum lead position center line to center line
eB	Linear spacing between true lead position outside of lead to outside of lead
e1	Linear spacing between center lines of body standoffs (terminal leads)
L	Distance from seating plane to end of lead
N	Total number of potentially useable lead positions
S	Distance from true position center line of No. 1 lead to the extremity of the body
S1	Distance from other end lead edge positions to the extremity of the body

Notes:

1. Controlling parameter: inches.
2. Parameter "e₁" ("e") is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameter "B₁" is nominal.

Packaging Diagrams and Parameters


Package Type: 8-Lead Cerdip Dual In-line (300 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A ₁	0.381	1.524		0.015	0.060	
A ₂	—	—	Ref. A ₃	—	—	Ref. A ₃
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	9.398	10.287		0.370	0.405	
D ₁	7.620	7.620	Reference	0.300	0.300	Reference
E	7.620	8.255		0.300	0.325	
E ₁	5.588	7.874		0.220	0.310	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.620	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	8	8		8	8	
S	5.08	1.397		0.020	0.055	
S ₁	0.381	1.270		0.015	0.050	

Packaging Diagrams and Parameters


Package Type: 16-Lead Ceramic Cerdip Dual In-line (300 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	4.191	5.080		0.165	0.200	
A1	0.381	1.524		0.015	0.060	
A2	—	—	Ref. A3	—	—	Ref. A3
A3	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	19.050	20.320		0.750	0.800	
D1	17.780	17.780	Reference	0.700	0.700	Reference
E	7.493	8.255		0.295	0.325	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.62	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	16	16		16	16	
S	5.08	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	

Packaging Diagrams and Parameters


Package Type: 18-Lead Ceramic Cerdip Dual In-line (300 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A ₁	0.381	1.524		0.015	0.070	
A ₂	—	—	Ref. A ₃	—	—	Ref. A ₃
A ₃	3.180	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D ₁	20.320	20.320	Reference	0.800	0.800	Reference
E	7.620	8.382		0.300	0.330	
E ₁	5.588	7.874		0.220	0.310	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.62	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	5.08	1.397		0.020	0.055	
S ₁	0.381	1.270		0.015	0.050	

Packaging Diagrams and Parameters

Package Type: 18-Lead Cerdip Dual In-line with Window (300 mil)




Package Group: Ceramic Cerdip Dual In-line (CDP)

Symbol	Millimeters		Notes	Inches		Notes
	Min	Max		Min	Max	
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A1	0.381	1.524		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.180	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D1	20.320	20.320	Reference	0.800	0.800	Reference
E	7.620	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.62	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	5.08	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	



Packaging Diagrams and Parameters


Package Type: 22-Lead Ceramic Cerdip Dual In-line (400 mil)



Package Group: Ceramic Cerdip Dual In-line (GDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.715		—	0.225	
A1	0.381	1.524		0.015	0.070	
A2	—	—	Ref. A3	—	—	Ref. A3
A3	3.180	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	26.670	27.940		1.050	1.100	
D1	25.400	25.400	Reference	1.000	1.000	Reference
E	10.160	10.922		0.400	0.430	
E1	8.890	10.414		0.350	0.410	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	9.906	10.668	Reference	0.390	0.420	Reference
eB	10.160	12.700		0.400	0.500	
L	3.175	3.810		0.125	0.150	
N	18	18		22	22	
S	—	1.270		—	0.050	
S1	0.127	1.270		0.005	0.050	

Packaging Diagrams and Parameters


Package Type: 24-Lead Ceramic Cerdip Dual In-line (300 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.715		—	0.225	
A1	0.381	1.905		0.015	0.075	
A2	—	—	Ref. A3	—	—	Ref. A3
A3	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	7.620	8.382		0.300	0.330	
E1	5.588	7.894		0.220	0.310	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.62	11.43		0.300	0.450	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

Packaging Diagrams and Parameters

Package Type: 24-Lead Ceramic Cerdip Dual In-line with Window (300 mil)




Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.715		—	0.225	
A1	0.381	1.905		0.015	0.075	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	7.62	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	7.366	8.128	Reference	0.290	0.320	Reference
eB	7.62	11.43		0.300	0.450	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	



Microchip

Packaging Diagrams and Parameters


Package Type: 24-Lead Ceramic Cerdip Dual In-line (600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.715		—	0.225	
A ₁	0.381	1.524		0.015	0.075	
A ₂	—	—	Ref. A ₃	—	—	Ref. A ₃
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D ₁	27.940	27.940	Reference	1.100	1.100	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.954	15.240		0.510	0.600	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S ₁	0.127	1.778		0.015	0.070	

Packaging Diagrams and Parameters


Package Type: 24-Lead Ceramic Cerdip Dual In-line with Window (600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.715		—	0.225	
A ₁	0.381	1.524		0.015	0.075	
A ₂	3.810	4.699		0.150	0.185	
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	31.115	32.385		1.225	1.275	
D ₁	27.940	27.940	Reference	1.100	1.100	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.954	15.240		0.510	0.600	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	24	24		24	24	
S	1.016	2.286		0.040	0.090	
S ₁	0.127	1.778		0.015	0.070	

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Cerdip Dual In-line (600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.461		—	0.215	
A ₁	0.381	1.524		0.015	0.060	
A ₂	—	—	Ref. A ₃	—	—	Ref. A ₃
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	36.195	36.195		1.425	1.475	
D ₁	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.954	15.240		0.510	0.600	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	8.128	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	28	28		28	28	
S	1.016	2.286		0.040	0.090	
S ₁	0.381	1.778		0.015	0.070	

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Cerdip Dual In-line with Window (600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.461		—	0.215	
A ₁	0.381	1.524		0.015	0.060	
A ₂	3.810	4.699		0.150	0.185	
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	36.195	36.195		1.425	1.475	
D ₁	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.954	15.240		0.510	0.600	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	8.128	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	28	28		28	28	
S	1.016	2.286		0.040	0.090	
S ₁	0.381	1.778		0.015	0.070	

Packaging Diagrams and Parameters

Package Type: 40-Lead Ceramic Cerdip Dual In-line (600 mil)




Package Group: Ceramic Cerdip Dual In-line (CDP)

Symbol	Millimeters		Notes	Inches		Notes
	Min	Max		Min	Max	
α	0°	10°		0°	10°	
A	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	—	—	Ref. A3	—	—	Ref. A3
A3	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	16.002	Reference	0.590	0.630	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

Packaging Diagrams and Parameters

Package Type: 40-Lead Ceramic Cerdip Dual In-line with Window (600 mil)



Package Group: Ceramic Cerdip Dual In-line (CDP)

Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	4.318	5.715		0.170	0.225	
A ₁	0.381	1.778		0.015	0.070	
A ₂	3.810	4.699	Ref. A ₃	0.150	0.185	Ref. A ₃
A ₃	3.810	4.445		0.150	0.175	
B	0.356	0.584		0.014	0.023	
B ₁	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D ₁	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.954	15.240		0.510	0.600	
e ₁	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	16.002	Reference	0.590	0.630	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S ₁	0.381	1.778		0.015	0.070	

Packaging Diagrams and Parameters

Ceramic Flatpack Family


Symbol List for Ceramic Flatpack Package Parameters	
Symbol	Description of Parameters
A	Distance between seating plane to highest point of body (lid)
B	Width of terminal leads
C	Thickness of terminal leads
D	Largest overall package parameter of length
D ₁	Body length parameter - end lead center to end lead center
E	Largest overall package width parameter outside of lead
E ₂ , E ₃	Body width parameters not including leads
e	Linear spacing between center lines of body standoffs (terminal leads)
H	Other package width parameter
L	Distance from package body to end of lead
N	Total number of potentially useable lead positions
Q	Distance between seating plane and lead
S	Distance from true position center line of No. 1 lead to the extremity of the body
S ₁	Distance from other end lead edge positions to the extremity of the body

Notes:

1. Controlling parameter: inches.
2. Parameter "e₁" ("e") is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameters "B" and "C" are nominal.

Packaging Diagrams and Parameters

Package Type: 28-Lead Ceramic Flatpack



Package Group: Ceramic Flatpack (CFPK)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	2.286	3.302		0.090	0.130	
B	0.381	0.4826		0.015	0.019	Typical
C	0.0762	0.1524		0.003	0.006	Typical
D	17.780	18.796		0.700	0.740	
D ₁	16.307	16.713		0.642	0.658	Reference
E	9.652	10.668		0.380	0.420	
E ₂	9.756	–		0.180	–	
E ₃	0.762	–		0.030	–	
e	1.270	1.270	BSC	0.050	0.050	Typical
H	22.352	29.464		0.880	1.160	
L	6.350	9.398		0.250	0.370	
N	28	28		28	28	
Q	0.660	1.143		0.026	0.045	
S	0.889	1.016		0.035	0.040	
S ₁	0.254	0.381		0.010	0.015	



Packaging Diagrams and Parameters

Ceramic Leadless Chip Carrier Family


Symbol List for Ceramic Leadless Chip Carrier Package Parameters	
Symbol	Description of Parameters
A	Thickness of base body
A1	Total package height
A2	Distance from base body to highest point of body (lid)
B	Width of terminal lead pin
D	Largest overall package dimension of length
D1, E1	Body length dimension - end lead center to end lead center
E	Largest overall package dimension of width
e	Linear spacing
e1	Linear spacing between edges of true lead positions (of corner terminal lead pads) lead corner to lead corner
h	Depth of major index feature
j	Width of minor index feature
L	Distance from package edge to end of effective pad
N	Total number of potentially useable lead positions

Notes:

1. Controlling dimension: inches.
2. Dimension "e," ("e") is non-cumulative.
3. Seating plane (standoff) is defined by PC board hole size.
4. Dimension "B" is nominal.
5. Corner configuration optional.

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Leadless Chip Carrier



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A ₁	1.651	2.540		0.065	0.100	
A ₂	0.254	0.381		0.010	0.015	
B	0.5588	0.7112	Typical	0.022	0.028	Typical
D	11.2268	11.684		0.442	0.460	
D ₁	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.684		0.442	0.460	
E ₁	7.620	7.620	Reference	0.300	0.300	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e ₁	0.38	–	Typical	0.015	–	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	28	28		28	28	

Packaging Diagrams and Parameters


Package Type: 28-Lead Ceramic Leadless Chip Carrier with Window



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A1	2.286	3.302		0.090	0.100	
A2	0.889	1.143		0.035	0.045	
B	0.5588	0.7112	Typical	0.022	0.028	Typical
D	11.2268	11.684		0.442	0.460	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.684		0.442	0.460	
E1	7.620	7.620	Reference	0.300	0.300	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	–	Typical	0.015	–	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	28	28		28	28	

Packaging Diagrams and Parameters


Package Type: 32-Lead Ceramic Leadless Chip Carrier



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A1	2.54	3.048		0.100	0.120	
A2	0.254	0.381		0.010	0.015	
B	0.635	0.7112	Typical	0.025	0.026	Typical
D	13.716	14.224		0.540	0.560	
D1	9.98	10.34	Reference	0.393	0.407	Reference
E	11.2268	11.684		0.442	0.458	
E1	7.442	7.80	Reference	0.293	0.307	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	–	Typical	0.015	–	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	

Packaging Diagrams and Parameters


Package Type: 32-Lead Ceramic Leadless Chip Carrier - FRIT



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A1	2.286	3.302		0.090	0.130	
A2	0.635	1.143		0.025	0.045	
B	0.5588	0.7112	Typical	0.022	0.028	Typical
D	13.716	14.224		0.540	0.560	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.6332		0.442	0.458	
E1	10.160	10.160	Reference	0.400	0.400	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	-	Typical	0.015	-	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	

Packaging Diagrams and Parameters


Package Type: 32-Lead Ceramic Leadless Chip Carrier with Window



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A1	2.286	3.302		0.090	0.130	
A2	0.889	1.143		0.035	0.045	
B	0.5588	0.7112	Typical	0.022	0.028	Typical
D	13.716	14.224		0.540	0.560	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.6332		0.442	0.458	
E1	10.160	10.160	Reference	0.400	0.400	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	–	Typical	0.015	–	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	1.02	1.02	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	

Packaging Diagrams and Parameters


Package Type: 32-Lead Ceramic Leadless FRIT-Seal Chip Carrier with Window



Package Group: Ceramic Leadless Chip Carrier (LCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.397	2.159		0.055	0.085	
A1	2.286	3.302		0.090	0.130	
A2	0.889	1.143		0.035	0.045	
B	0.5588	0.7112	Typical	0.022	0.028	Typical
D	13.716	14.224		0.540	0.560	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	11.2268	11.6332		0.442	0.458	
E1	10.160	10.160	Reference	0.400	0.400	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	-	Typical	0.015	-	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	32	32		32	32	

Packaging Diagrams and Parameters

Package Type: 44-Lead Ceramic Leadless Chip Carrier



Package Group: Ceramic Leadless Chip Carrier (LCC)

Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	1.37	2.082		0.054	0.082	
A1	1.778	3.048		0.070	0.120	
A2	0.254	1.143		0.010	0.045	
B	0.584	0.7112	Typical	0.023	0.028	Typical
D	16.256	16.8148		0.640	0.662	
D1	12.700	12.700	Reference	0.500	0.500	Reference
E	16.256	16.8148		0.640	0.662	
E1	12.700	12.700	Reference	0.500	0.500	Reference
e	1.270	1.270	Typical	0.050	0.050	Typical
e1	0.38	–	Typical	0.015	–	Typical
h	1.02	1.02	Reference	0.040	0.040	Reference
j	0.51	0.51	Reference	0.020	0.020	Reference
L	1.143	1.397	Typical	0.045	0.055	Typical
N	44	44		44	44	



Packaging Diagrams and Parameters

Ceramic Leaded Chip Carrier Family


Symbol List for Ceramic Leaded Chip Carrier Package Parameters	
Symbol	Description of Parameters
A	Distance from seating plane to highest point of body
A ₁	Distance from lead shoulder to seating plane
CP	Seating plane coplanarity
D/E	Outside dimension
D ₁ /E ₁	Body dimension
D ₂ /E ₂	Footprint
D ₃ /E ₃	Footprint
LT	Lead thickness
N	Total number of potentially useable lead positions
N _d	Total number of leads on short side (rectangular)
N _e	Total number of leads on long side (rectangular)

Notes:

- All dimensions and tolerances conform to ANSI Y14.5M-1982.
- Datum plane $\square\text{-H}$ located at top of parting line and coincident with top of lead. Where lead exits body.
- Datums $\square\text{-E}$ and $\square\text{-G}$ to be determined where center leads exit body at datum plane $\square\text{-H}$. To be determined at seating plane $\square\text{-C}$.
- Transition is optional.
- Square: Details of pin 1 identifier are optional but must be located within one of the two zones indicated.
Rectangle: Details of pin 1 identifier are optional but must be located within zone indicated. If the number of terminals on a side is odd, terminal 1 is the center terminal.
- Location to datums $\square\text{-A}$ and $\square\text{-B}$ to be determined at plane $\square\text{-H}$.
- All dimensions and tolerances include lead trim offset and lead finish.
- These two dimensions determine maximum angle of the lead for certain socket applications. If unit is intended to be socketed, it is advisable to review these dimensions with the socket supplier.
- Controlling dimension: inches.

Packaging Diagrams and Parameters

Package Type: 68-Lead Ceramic Leaded Chip Carrier (Window)




Package Group: Ceramic Leaded Chip Carrier (CLCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.699		.165	.185	
A ₁	2.286	3.048		.090	.120	
D	24.968	25.222		.983	.993	
D ₁	23.977	24.333		.944	.958	
D ₂	22.860	23.876		.900	.940	
D ₃	20.320	-	Reference	.800	-	Reference
E	24.968	25.222		.983	.993	
E ₁	23.977	24.333		.944	.958	
E ₂	22.860	23.876		.900	.940	
E ₃	20.320	-	Reference	.800	-	Reference
N	68	-		68	-	
CP	-	.1016		-	.004	
LT	.1524	.2032		.006	.008	



Microchip

Packaging Diagrams and Parameters

Package Type: 84-Lead Ceramic Leaded Chip Carrier (Window)



Package Group: Ceramic Leaded Chip Carrier (CLCC)						
Symbol	Millimeters			Inches		Notes
	Min	Max	Notes	Min	Max	
A	4.191	4.699		.165	.185	
A ₁	2.286	3.048		.090	.120	
D	30.048	30.353		1.183	1.195	
D ₁	28.829	29.591		1.135	1.165	
D ₂	27.940	28.956		1.100	1.140	
D ₃	25.400	-	Reference	1.000	-	Reference
E	30.048	30.353		1.183	1.195	
E ₁	28.829	29.591		1.135	1.165	
E ₂	27.940	28.956		1.100	1.140	
E ₃	25.400	-	Reference	1.000	-	Reference
N	84	-		84	-	
CP	-	.1016		-	.004	
LT	.1524	.2032		.006	.008	

Packaging Diagrams and Parameters

Plastic Dual In-line Family


Symbol List for Plastic Dual In-line Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the guage plane
A	Distance between seating plane to highest point of body
A1	Distance between seating plane and base plane
A2	Base body thickness
B	Width of terminal leads
B1	Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
C	Thickness of terminal leads
D	Largest overall package parameter of length
D1	Body length parameter - end lead center to end lead center
E	Largest overall package width parameter outside of lead
E1	Body width parameters not including leads
eA	Linear spacing of true minimum lead position center line to center line
eB	Linear spacing between true lead position outside of lead to outside of lead
e1	Linear spacing between center lines of body standoffs (terminal leads)
L	Distance from seating plane to end of lead
N	Total number of potentially useable lead positions
S	Distance from true position center line of No. 1 lead to the extremity of the body
S1	Distance from other end lead edge positions to the extremity of the body

Notes:

1. Controlling parameter: inches.
2. Parameter "e₁" ("e") is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameter "B₁" is nominal.
5. Details of pin No. 1 identifier are optional.
6. Parameters "D + E," do not include mold flash/protrusions. Mold flash or protrusions shall not exceed .010 inches.

Packaging Diagrams and Parameters


Package Type: 8-Lead Plastic Dual In-line (300 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	–	4.064		–	0.160	
A1	0.381	–		0.015	–	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.397	1.651		0.055	0.065	
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	9.017	10.922		0.355	0.430	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	8	8		8	8	
S	0.889	–		0.035	–	
S1	0.254	–		0.010	–	

Packaging Diagrams and Parameters


Package Type: 14-Lead Plastic Dual In-line (300 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	18.415	19.431		0.725	0.765	
D1	15.240	15.240	Reference	0.600	0.600	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.4892	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	14	14		14	14	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

Packaging Diagrams and Parameters


Package Type: 16-Lead Plastic Dual In-line (300 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A ₁	0.381	—		0.015	—	
A ₂	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B ₁	1.524	1.524	Typical	0.060	0.060	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	18.923	19.939		0.745	0.785	
D ₁	17.780	17.780	Reference	0.700	0.700	Reference
E	7.620	8.255		0.300	0.325	
E ₁	6.096	7.112		0.240	0.280	
e ₁	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.0480	3.556		0.120	0.140	
N	16	16		16	16	
S	0.889	—		0.035	—	
S ₁	0.127	—		0.005	—	

Packaging Diagrams and Parameters

Package Type: 18-Lead Plastic Dual In-line (300 mil)



Package Group: Plastic Dual In-line (PLA)


Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	4.064		—	0.160	
A1	0.381	—		0.015	—	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	22.479	23.495		0.885	0.925	
D1	20.320	20.32	Reference	0.800	0.800	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	18	18		18	18	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	



Microchip

Packaging Diagrams and Parameters


Package Type: 22-Lead Plastic Dual In-line (400 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	.180		—	.180	
A1	0.381	—		0.015	—	
A2	3.175	3.810		0.125	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	26.670	28.448		1.050	1.120	
D1	25.400	25.400	Reference	1.000	1.000	Reference
E	9.906	10.795		0.390	0.425	
E1	8.382	9.398		0.330	0.370	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	10.160	10.160	Reference	0.400	0.400	Reference
eB	10.160	12.192		0.400	0.480	
L	3.048	3.556		0.120	0.140	
N	22	22		22	22	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	

Packaging Diagrams and Parameters

Package Type: 24-Lead Plastic Dual In-line (600 mil)




Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A1	0.508	—		0.020	—	
A2	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B1	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	30.353	32.385		1.195	1.275	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	15.240	15.875		0.600	0.625	
E1	12.827	14.224		0.505	0.560	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.494	17.272		0.610	0.680	
L	3.048	3.556		0.120	0.140	
N	24	24		24	24	
S	0.889	—		0.035	—	
S1	0.127	—		0.005	—	



Microchip

Packaging Diagrams and Parameters


Package Type: 24-Lead Plastic Dual In-line (300 mil)



Package Group: Plastic Dual In-line Package (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	–	4.064		–	0.160	
A1	0.381	–		0.015	–	
A2	3.048	3.810		0.120	0.150	
B	0.356	0.559		0.014	0.022	
B1	1.524	1.524	Typical	0.060	0.060	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	31.242	32.258		1.230	1.270	
D1	27.940	27.940	Reference	1.100	1.100	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
N	24	24		24	24	
S	0.889	–		0.035	–	
S1	0.381	–		0.015	–	

Packaging Diagrams and Parameters

Package Type: 28-Lead Dual In-line Plastic (300 mil)




Package Group: Plastic Dual-In-Line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.63	4.57		.143	.180	
A1	.38	-		.015	-	
A2	3.25	3.65		.128	.140	
B	.41	.56		.016	.022	Typical
B1	1.02	1.65	Typical	.040	.065	
B2	.762	1.02	4 places	.030	.040	4 places
B3	.20	.51	4 places	.008	.020	4 places
C	.20	.33	Typical	.008	.013	Typical
D	34.16	35.43		1.345	1.395	
D1	33.02	33.02	Reference	1.300	1.300	Reference
E	7.87	8.38		.310	.330	
E1	7.1	7.52		.280	.296	
e1	2.54	2.54	Typical	.100	.100	Typical
eA	7.87	7.87	Reference	.310	.310	Reference
eB	8.64	9.65		.340	.380	
L	3.18	3.68		.125	.145	
N	28	-		28	-	
S	.58	1.22		.023	.048	



Microchip

Packaging Diagrams and Parameters

Package Type: 28-Lead Dual In-line Plastic (600 mil)




Package Group: Plastic Dual-In-Line (PLA)

Symbol	Millimeters		Notes	Inches		Notes
	Min	Max		Min	Max	
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A ₁	0.508	—		0.020	—	
A ₂	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B ₁	1.270	1.778	Typical	0.050	0.070	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	35.560	37.084		1.400	1.460	
D ₁	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E ₁	12.827	13.970		0.505	0.550	
e ₁	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	28	28		28	28	
S	0.889	—		0.035	—	
S ₁	0.508	—		0.020	—	

Packaging Diagrams and Parameters


Package Type: 40-Lead Plastic Dual In-line (600 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	—	5.080		—	0.200	
A ₁	0.381	—		0.015	—	
A ₂	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B ₁	1.270	1.778	Typical	0.050	0.070	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	51.181	52.197		2.015	2.055	
D ₁	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E ₁	13.462	13.970		0.530	0.550	
e ₁	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	40	40		40	40	
S	1.270	—		0.050	—	
S ₁	0.508	—		0.020	—	

Packaging Diagrams and Parameters

Package Type: 48-Lead Plastic Dual In-line (600 mil)



Package Group: Plastic Dual In-line (PLA)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	–	5.080		–	0.200	
A ₁	0.381	–		0.015	–	
A ₂	3.175	4.064		0.125	0.160	
B	0.356	0.559		0.014	0.022	
B ₁	1.270	1.270	Typical	0.050	0.050	Typical
C	0.2032	0.381	Typical	0.008	0.015	Typical
D	61.468	62.230		2.420	2.450	
D ₁	58.420	58.420	Reference	2.300	2.300	Reference
E	15.240	15.875		0.600	0.625	
E ₁	13.716	14.224		0.540	0.560	
e ₁	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
eB	15.240	17.272		0.600	0.680	
L	2.921	3.683		0.115	0.145	
N	48	48		48	48	
S	1.270	–		0.050	–	
S ₁	0.508	–		0.020	–	

Packaging Diagrams and Parameters

Plastic Leaded Chip Carrier Family

Symbol List for Plastic Leaded Chip Carrier Package Parameters	
Symbol	Description of Parameters
A	Distance from seating plane to highest point of body
A ₁	Distance from lead shoulder to seating plane
CP	Seating plane coplanarity
D/E	Outside dimension
D ₁ /E ₁	Plastic body dimension
D ₂ /E ₂	Footprint
D ₃ /E ₃	Footprint
LT	Lead thickness
N	Total number of potentially useable lead positions
N _d	Total number of leads on short side (rectangular)
N _e	Total number of leads on long side (rectangular)

Notes:


- 1 All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2 Datum plane $\boxed{-H-}$ located at top of mold parting line and coincident with top of lead. Where lead exits plastic body.
- 3 Datums $\boxed{D-E}$ and $\boxed{F-G}$ to be determined where center leads exit plastic body at datum plane $\boxed{-H-}$.
- 4 To be determined at seating plane $\boxed{-C-}$.
- 5 Transition is optional.
- 6 Plastic body details between leads are optional.
- 7 Dimensions D₁ and E₁ do not include mold protrusion. Allowable mold protrusion is .254 mm/.010 in. per side. Dimensions D and E include mold mismatch and are determined at parting line.
- 8 Square: Details of pin 1 identifier are optional but must be located within one of the two zones indicated.
Rectangle: Details of pin 1 identifier are optional but must be located within zone indicated. If the number of terminals on a side is odd, terminal 1 is the center terminal.
- 9 Location to datums $\boxed{-A-}$ and $\boxed{-B-}$ to be determined at plane $\boxed{-H-}$.
- 10 All dimensions and tolerances include lead trim offset and lead finish.
- 11 These two dimensions determine maximum angle of the lead for certain socket applications. If unit is intended to be socketed, it is advisable to review these dimensions with the socket supplier.
- 12 Controlling dimension: inches.
- X Sum of dam bar protrusions to be 0.17 (.007) max per lead.
- Y Feature is not required, but is optional at



Microchip

Packaging Diagrams and Parameters

Package Type: 28-Lead Plastic Leaded Chip Carrier (Square)




Package Group: Plastic Leaded Chip Carrier (PLCC)

Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	12.319	12.573		0.485	0.495	
D1	11.430	11.582		0.450	0.456	
D2	10.414	10.922		0.410	0.430	
D3	7.620	7.620	Reference	0.300	0.300	Reference
E	12.319	12.573		0.485	0.495	
E1	11.430	11.582		0.450	0.456	
E2	10.414	10.922		0.410	0.430	
E3	7.620	7.620	Reference	0.300	0.300	Reference
N	28	28		28	28	
CP	-	0.1016		-	0.004	
LT	0.203	0.381		0.008	0.015	

Packaging Diagrams and Parameters

Package Type: 32-Lead Plastic Leaded Chip Carrier (Rectangle)



Package Group: Plastic Leaded Chip Carrier (PLCC)


Symbol	Millimeters			Inches		Notes
	Min	Max	Notes	Min	Max	
A	3.048	3.556		0.120	0.140	
A ₁	1.905	2.413		0.075	0.095	
D	12.319	12.573		0.485	0.495	
D ₁	11.35	11.506		0.447	0.453	
D ₂	4.826	5.334		0.190	0.210	
D ₃	7.620	7.620	Reference	0.300	0.300	Reference
E	14.859	15.113		0.585	0.595	
E ₁	13.893	14.046		0.547	0.553	
E ₂	6.096	6.858		0.240	0.270	
E ₃	10.160	10.160	Reference	0.400	0.400	Reference
N	32	32		32	32	
N _d	7	7		7	7	
N _e	9	9		9	9	
CP	-	0.1016		-	0.004	
LT	0.203	0.381		0.008	0.015	



Microchip

Packaging Diagrams and Parameters

Package Type: 44-Lead Plastic Leaded Chip Carrier (Square)




Package Group: Plastic Leaded Chip Carrier (PLCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.662		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E1	16.510	16.662		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
CP	-	0.1016		-	0.004	
LT	0.203	0.381		0.008	0.015	



Packaging Diagrams and Parameters

Package Type: 68-Lead Plastic Leaded Chip Carrier (Square)




Package Group: Plastic Leaded Chip Carrier (PLCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.699		.165	.185	
A ₁	2.286	2.794		.090	.110	
D	25.019	25.273		.985	.995	
D ₁	24.130	24.333		.950	.958	
D ₂	22.860	23.622		.900	.930	
D ₃	20.320	-	Reference	.800	-	Reference
E	25.019	25.273		.985	.995	
E ₁	24.130	24.333		.950	.958	
E ₂	22.860	23.622		.900	.930	
E ₃	20.320	-	Reference	.800	-	Reference
N	68	-		68	-	
CP	-	.1016		-	.004	
LT	.2032	.254		0.008	0.010	



Microchip

Packaging Diagrams and Parameters

Package Type: 84-Lead Plastic Leaded Chip Carrier (Square)



Package Group: Plastic Leaded Chip Carrier (PLCC)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	4.191	4.699		.165	.185	
A ₁	2.286	2.794		.090	.110	
D	30.099	30.353		1.185	1.195	
D ₁	29.210	29.413		1.150	1.158	
D ₂	27.940	28.702		1.100	1.130	
D ₃	25.400	-	Reference	1.000	-	Reference
E	30.099	30.353		1.185	1.195	
E ₁	29.210	29.413		1.150	1.158	
E ₂	27.940	28.702		1.100	1.130	
E ₃	25.400	-	Reference	1.000	-	Reference
N	84	-		84	-	
CP	-	.1016		-	.004	
LT	.2032	.254		.008	.010	

Packaging Diagrams and Parameters

Plastic Small Outline Family

Symbol List for Small Outline Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

Notes:


1. Controlling parameter: inches.
2. All packages are gull wing lead form.
3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
5. Terminal numbers are shown for reference.



Microchip

Packaging Diagrams and Parameters


Package Type: 8-Lead Plastic Surface Mount (SOIC - Narrow, 150 mil Body)



Package Group: Plastic SOIC (SN)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.3716	1.7272		0.054	0.068	
A1	0.1016	0.2489		0.004	0.0098	
B	0.3556	0.4826		0.014	0.019	
C	0.1905	0.2489		0.0075	0.0098	
D	4.8006	4.9784		0.189	0.196	
E	3.810	3.9878		0.150	0.157	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	5.8166	6.1976		0.229	0.244	
h	0.381	0.762		0.015	0.030	
L	0.508	1.016		0.020	0.040	
N	8	8		8	8	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters


Package Type: 8-Lead Plastic Surface Mount (SOIC - Medium, 200 mil Body)



Package Group: Plastic SOIC (SM)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.778	2.032		0.070	0.080	
A ₁	0.1016	0.2489		0.004	0.0098	
B	0.3556	0.4826		0.014	0.019	
C	0.1905	0.2489		0.0075	0.0098	
D	5.08	5.334		0.200	0.210	
E	5.156	5.410		0.203	0.213	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	7.62	8.382		0.300	0.330	
h	0.381	0.762		0.015	0.030	
L	0.508	1.016		0.020	0.040	
N	14	14		14	14	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters

Package Type: 14-Lead Plastic Surface Mount (SOIC - Narrow, 150 mil Body)




Package Group: Plastic SOIC (SL)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.3716	1.7272		0.054	0.068	
A1	0.1016	0.2489		0.004	0.0098	
B	0.3556	0.4826		0.014	0.019	
C	0.1905	0.2489		0.0075	0.0098	
D	9.830	9.982		0.387	0.393	
E	3.810	3.9878		0.150	0.157	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	5.8166	6.1976		0.229	0.244	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	14	14		16	16	
CP	-	0.1016		-	0.004	



Packaging Diagrams and Parameters


Package Type: 18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters


Package Type: 24-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)



Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A1	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	15.2146	15.5956		0.599	0.614	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	24	24		24	24	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters

Package Type: 28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)




Package Group: Plastic SOIC (SO)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
B	0.3556	0.4826		0.014	0.019	
C	0.2413	0.3175		0.0095	0.0125	
D	17.7038	18.0848		0.697	0.712	
E	7.4168	7.5946		0.292	0.299	
e	1.270	1.270	Typical	0.050	0.050	Typical
H	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	28	28		28	28	
CP	-	0.1016		-	0.004	



Microchip

Packaging Diagrams and Parameters

Package Type: 28-Lead Plastic Surface Mount (SOIC - Wide, 330 mil Body)



Package Group: Plastic SOIC (SW)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0	8°		0	8°	
A	2.286	2.642		.090	.104	
A1	0.102	0.279		.004	.011	
B	0.356	0.508		.014	.020	
C	0.228	0.305		.009	.012	
D	17.780	18.085		.700	.712	
E	8.636	8.890		.340	.350	
e	1.27	1.27	Typical	.050	.050	Typical
H	11.760	12.116		.463	.477	
h	0.254	0.736		.010	.029	
L	0.508	1.067		.020	.042	
N	28	28		28	28	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters


Plastic Shrink Small Outline Family

Symbol List for Shrink Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A_1	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
1. Controlling parameter: mm.
 2. All packages are gull wing lead form.
 3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm .006 package ends and .010" on sides.
 4. A .25mm visual index feature must be located within the crosshatched area to indicate pin 1 position.
 5. Terminal numbers are shown for reference.

Packaging Diagrams and Parameters


**Package Type: 20-Lead Plastic Surface Mount
(SSOP - 209 mil Body 5.30mm)**



Package Group: Plastic SSOP						
Symbol	Millimeters		Notes	Inches		Notes
	Min	Max		Min	Max	
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A ₁	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	7.07	7.33		0.278	0.289	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.0256	0.0256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	20	20		20	20	
CP	-	0.1016		-	0.004	

Packaging Diagrams and Parameters

**Package Type: 28-Lead Plastic Surface Mount
(SSOP - 209 mil Body 5.30mm)**



Package Group: Plastic SSOP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
A	1.73	1.99		0.068	0.078	
A_1	0.05	0.21		0.002	0.008	
B	0.25	0.38		0.010	0.015	
C	0.13	0.22		0.005	0.009	
D	10.07	10.33		0.397	0.407	
E	5.20	5.38		0.205	0.212	
e	0.65	0.65	Typical	0.0256	0.0256	Typical
H	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	
N	28	28		28	28	
CP	-	0.1016		-	0.004	



Packaging Diagrams and Parameters


Plastic Thin Small Outline Family (TSOP, VSOP)

Symbol List for Thin Small Outline Package Parameter	
Symbol	Description of Parameters
α	Angular spacing between min. and max. lead positions measured at the guage plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
B	Width of terminals
C	Thickness of terminals
D	Largest overall package parameter of length
E	Largest overall package width parameter not including leads
e	Linear spacing of true minimum lead position center line to center line
H	Largest overall package dimension of width
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

- Notes:**
1. Controlling parameter: inches.
 2. All packages are gull wing lead form.
 3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005 per side.
 4. A visual index feature must be located within the crosshatched area to indicate pin 1 position.
 5. Terminal numbers are shown for reference.

Packaging Diagrams and Parameters





Package Type: 28-Lead Plastic Surface Mount (TSOP 8 x 20mm)



Package Group: Plastic TSOP (TS)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0	8°		0	8°	
A	-	1.20		-	.047	
A ₁	0.00	0.15		.000	.006	
B	0.15	0.25		.006	.010	
C	0.10	0.20		.004	.008	
D	7.90	8.20		.307	.323	
E	18.30	18.50		.720	.728	
e	.50	-	Typical	.020	-	Typical
H	19.80	20.20		.780	.795	
	-	-		-	-	
L	0.40	0.60		.016	.024	
N	28	28		28	28	
CP	-	0.1016		-	.004	

Packaging Diagrams and Parameters

Package Type: 28-Lead Plastic Surface Mount (VSOP 8 x 13mm)



Package Group: Plastic VSOP (VS)						
Symbol	Millimeters			Inches		Notes
	Min	Max	Notes	Min	Max	
α	0	8°		0	8°	
A	-	1.25		-	.049	
A ₁	0.00	0.15		.000	.006	
B	0.15	0.30		.006	.012	
C	0.13	0.22		.005	.0086	
D	7.90	8.10		.311	.319	
E	11.70	11.90		.461	.469	
e	.55	-	Typical	.022	-	Typical
H	13.10	13.70		.516	.539	
	-	-		-	-	
L	0.30	0.70		.012	.027	
CP	-	0.1016		-	.004	

Packaging Diagrams and Parameters

Plastic Metric Flat Pack Family


Symbol List for Metric Plastic Quad Flat Pack Package Parameters	
Symbol	Description of Parameters
α	Angular spacing between min and max lead positions measured at the gauge plane
A	Distance between seating plane to highest point of body
A ₁	Distance between seating plane and base plane
A ₂	Distance from base plane to highest point of body
b	Width of terminals
C	Thickness of terminals
D ₁ /E ₁	Largest overall package parameter including leads
D/E	Largest overall package parameter including leads
D ₃ /E ₃	Center of end lead to center of end lead
e	Linear spacing of true minimum lead position center line to center line
L	Length of terminal for soldering to a substrate
N	Total number of potentially useable lead positions
CP	Seating plane coplanarity

Notes

1. All dimensioning and tolerancing conform to ANSI Y14, BM-1582.
2. Datum Plane $\square\text{-H}\square$ is located at bottom of hold parting line and coincident with bottom of lead, where lead exits body.
3. Datums $\square\text{A-B}\square$ and $\square\text{-D}\square$ to be determined at Datum plane $\square\text{-H}\square$.
4. $\triangle 4.$ To be determined at seating plane $\square\text{-C}\square$.
5. $\triangle 5.$ Dimensions D1 and E1 do not include hold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 do not include hold mismatch and are determined at Datum Plane $\square\text{-H}\square$.
6. $\triangle 6.$ Details of pin 1 identifier are optional but must be located within the zone indicated.
7. $\triangle 7.$ These dimensions to be determined at Datum plane $\square\text{-H}\square$.
8. All dimensions in millimeters.
9. $\triangle 9.$ Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot.
10. $\triangle 10.$ Exact shape of this feature is optional.
11. N is the number of leads.
12. Controlling parameters: millimeters
13. All packages are gull wing lead form.

Packaging Diagrams and Parameters

Package Type: 44-Lead Plastic Surface Mount (MQFP 10x10mm Body 1.6/0.5mm Lead Form)



Package Group: Plastic MQFP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
A	2.00	2.35		0.0787	0.0925	
A ₁	0.05	0.25		0.0019	0.0098	
A ₂	1.95	2.10		0.768	0.0827	
b	0.30	0.45	Typical	0.0118	0.0177	Typical
C	0.15	0.18		.006	.007	
D	12.95	13.45		0.510	0.530	
D ₁	9.90	10.10		0.390	0.398	
D ₃	8.00	8.00	Reference	0.315	0.315	Reference
E	12.95	13.45		0.510	0.530	
E ₁	9.90	10.10		0.390	0.398	
E ₃	8.00	8.00	Reference	.315	.315	Reference
e	0.80	0.80		.0314	.0314	
L	0.65	0.95		.0256	.0374	
N	44	44		44	44	
CP	0.102			.004		



Microchip

Devices in Die/Wafer Form - Non-Volatile Memory

INTRODUCTION

Microchip Technology Inc.'s non-volatile memory devices are available in wafer form and in die form. All products sold as die or wafers have been characterized and qualified according to the requirements of Microchip Technology Inc. Specifications SPI-41014, "Characterization and Qualification of Integrated Circuits", and QCI-39000, "Worldwide Quality Conformance Requirements".

PRODUCT INTEGRITY

Product supplied in die or wafer form will be 100 percent visually inspected to the criteria defined in Microchip Technology Inc. Specification, QCI-30014, "Standard Visual Inspection Procedure of Dice Prior to Assembly for Commercial Products"

Die/Wafer thickness is 18 mils or 21 mils depending on product.

Wafers at reduced thicknesses are also available.

CAUTION

Some EEPROM products use EEPROM cells for device configuration. Exposure to ultra-violet light or x-rays must be avoided. Exposure to ultra-violet light or x-rays may cause the device to operate improperly.

These products are susceptible to damage from electrostatic discharge. Extreme care is urged in the handling and assembly of these products.

BONDABILITY OF DIE TO SUBSTRATE

Dice are capable of bonding either by using a gold eutectic bond to a gold plated pedestal containing 60 micro-inches of gold, or by using an electrically conductive adhesive (e.g. epoxy) to any substrate.

BONDABILITY OF WIRES TO DIE

Dice shall be capable of thermosonic gold or ultrasonic wire bonding such that the minimum conditions of MIL-STD 883, Method 2011 on "Bond Strength (Destructive Bond pull Test)" are met.

PAD METALLIZATION

Pad metallization is silicon doped aluminum.

BACK SIDE PREPARATION

Die and wafer back sides are backlapped and are without any gold coating.

ELECTRICAL

Dice are guaranteed to fully meet data sheet specifications at the commercial temperature range of 0°C to 70°C.

The die back side is grounded through contacts internal to the part. Thus, it is permitted to float the die mounting surface. It is recommended that the die mounting surface be grounded in multi-chip assemblies.

PACKAGING

Die shipped by Microchip Technology Inc. are placed in a "waffle pack" with sufficient cavity area to restrain the die while maintaining their orientation. Lint free paper inserts are placed over the waffle packs and each pack is secured with a plastic locking clip. Groups of waffle packs are assembled into sets for shipment. A label with lot number, quantity, part number and packing date is placed on each waffle pack.

Wafers shipped by Microchip Technology Inc. are separated by lint free paper and dry packed in a shipping container of appropriate size which is labeled with lot number, quantity, part number and packing date.

DEVICES IN DIE/WAFER FORM


DIE/WAFER PRODUCT OFFERING

All Microchip Technology Inc.'s serial EEPROMs, parallel EEPROMs and EPROMs are available in die or wafer form in the commercial temperature range of 0°C to 70°C. Part number suffixes of /s and /w are used to designate devices in die and wafer form, respectively.

TEST FLOW

All Microchip Technology Inc.'s die products are subjected to functional and parametric testing at the wafer level. The typical EEPROM test flow is shown in Figure 1.

FIGURE 1 - EEPROM TEST FLOW





Microchip

APPENDIX OFFICE LOCATIONS

Factory Representatives	A-1-1
Distributors	A-2-1
Field Offices	A-3-1

Factory Representatives

Factory Representatives

Factory Representatives

ASIA

Hong Kong

Memec (Asia Pacific) Ltd.
Unit No. 2520-2525
Tower 1, Metroplaza
Hing Fong Road, Kwai Fong
N.T., Hong Kong
Tel: 852 410 2760
Fax: 852 418 1600

Korea

Memec (Asia Pacific) Ltd.
JE Woong Bldg. Third Floor
176-11 Nonhyum-Dong
Kangnam-ku
Seoul, Korea
Tel: 82 2 518 8181
Fax: 82 2 518 9419

Singapore

Memec (Asia Pacific) Ltd.
Singapore Representative Office
10 Anson Road #14-02
International Plaza
Singapore 0207
Tel: 65 222 4962
Fax: 65 222 4939

Taiwan

Memec (Asia Pacific) Ltd.
14F-1, No. 171, Sec. 5,
Min Sheng East Road
Hai Hwa Bldg.
Taipei, Taiwan
Tel: 886 2 7602028
Fax: 886 2 7651488

CANADA

Alberta

Enerlec Sales, Ltd.
37 Evergreen Terrace
Calgary, Alb. T2Y 2V9
Tel: 403 256 3627
Fax: 403 254 9121

British Columbia

Enerlec Sales, Ltd.
3671 Viking Way #7
Richmond, B.C. V6V 1W1
Tel: 604 273 0882
Fax: 604 273 0884

Ontario

Dynasty Components, Inc.
1140 Morrison Drive - Unit 110
Ottawa, Ontario K2H 859
Tel: 613 596 9800
Fax: 613 596 9886

Dynasty Components, Inc.
357 Hillside Avenue, E.
Toronto, Ontario M4S 1T9
Tel: 416 587 2278
Fax: 416 489 3527

Quebec

Dynasty Components, Inc.
1870 Blvd. des Sources, # 304
Pointe Claire, P.Q. H9R 5N4
Tel: 514 984 5342
Fax: 514 694 6826

EUROPE

Ireland

Eltech Agencies Ltd.
27 Maccurtain Street
Cork
Tel: 353 21 509366
Fax: 353 21 509344

Scotland

Campbell Collins Northern Ltd.
Unit 1C
Dixon Court, Elgin Ind. Estate
Dunferline KY12 7SG
Tel: 383 737 800
Fax: 383 734 043

SOUTH AMERICA

Brazil

Aplicacoes Eletronicas Artimar Ltda.
Rua Marques De Itu, 70-10 And.
Caixa Postal 5881 e 9498
CEP 01223 - Sao Paulo, Brazil
Tel: 231 0277
Fax: 255 0511

USA

Alabama

Electramark, Inc.
500 Wynn Drive, Suite 521
Huntsville, AL 35816
Tel: 205 830 4400
Fax: 205 830 4406

Arizona

Western High Tech Marketing, Inc.
9414 E. San Salvador, Suite 206
Scottsdale, AZ 85258
Tel: 602 860 2702
Fax: 602 860 2712

Arkansas

Comptech Sales, Inc.
9810 E. 42nd Street, Suite 219
Tulsa, OK 74146
Tel: 918 622 7744
Fax: 918 660 0340

California

Trinity Technologies
1261 Oakmead Parkway
Sunnyvale, CA 94086
Tel: 408 733 9000
Fax 408 733 9970

Competitive Technology, Inc.
2995 Redhill Avenue, Suite 101
Costa Mesa, CA 92626
Tel: 714 540 5501
Fax: 714 641 2799

Eagle Technical Sales
1900 Sunset Drive, Suite A
Escondido, CA 92025
Tel: 619 743 6550
Fax: 619 743 6585

Colorado

Western Region Marketing, Inc.
9176 Marshall Place
Westminster, CO 80030
Tel: 303 428 8088
Fax: 303 426 8585

Connecticut

S. J. New England
Gilford, CT
Tel: 203 458 7558

Delaware

S-J Mid-Atlantic, Inc.
131-D Gaither Drive
Mt. Laurel, NJ 08054
Tel: 609 866 1234
Fax: 609 866 8627

Factory Representatives

Florida

Electramark Florida, Inc.
14021-B North Dale Mabry
Tampa, FL 33618
Tel: 813 962 1882
Fax: 813 961 0664

Electramark Florida, Inc.
401 Whooping Loop, Suite 1565
Altamonte Springs, FL 32701
Tel: 407 830 0844
Fax: 407 830 0847

Electramark Florida, Inc.
10360 NW 18 Manor
Plantation, FL 33322
Tel: 305 424 2872
Fax: 305 452 1974

Georgia

Electramark, Inc.
6030H Unity Drive
Norcross, GA 30071
Tel: 404 446 7915
Fax: 404 263 6389

Illinois

Janus Incorporated
650 E. Devon Ave.
Itasca, IL 60143
Tel: 708 250 9650
Fax: 708 250 8761

Indiana

Electro Reps, Inc.
407 Airport North Office Park
Fort Wayne, IN 46825
Tel: 219 489 8205
Fax: 219 489 8408

Electro Reps, Inc.
7240 Shadeland Station #275
Indianapolis, IN 46256
Tel: 317 842 7202
Fax: 317 841 0230

Iowa

Spectrum Sales
1364 Elmhurst Dr. NE
Cedar Rapids, IA 52402
Tel: 319 366 0576
Fax: 319 366 0635

Kansas

Spectrum Sales
5382 W. 95th Street
Prairie Village, KS 66207
Tel: 913 648 6811
Fax: 913 648 6823

Kentucky

Electro Reps, Inc.
7240 Shadeland Station #275
Indianapolis, IN 46256
Tel: 317 842 7202
Fax: 317 841 0230

TMC Electronics
7838 Laurel Avenue
Cincinnati, OH 45243
Tel: 513 271 3860
Fax: 513 271 6321

Louisiana

CompTech Sales, Inc.
15415 Katy Fwy., Suite 209
Houston, TX 77094
Tel: 713 492 0005
Fax: 713 492 6116

CompTech Sales, Inc.
2401 Gateway Dr., Suite 114
Irving, TX 75063
Tel: 214 751 1181
Fax: 214 550 8113

Maine

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820 3334
Fax: 508 820 4326

Maryland

Delta III Associates, Inc.
1000 Century Plaza, Suite 224
Columbia, MD 21044
Tel: 301 730 4700
Fax: 301 730 0790

Massachusetts

S. J. New England
Burlington, MA
Tel: 508 468 5057

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820 3334
Fax: 508 820 4326

Michigan

J.L.Montgomery Associates, Inc.
34405 W. 12 Mile Rd., Suite 149
Farmington Hills, MI 48331-5617
Tel: 313 489 0099
Fax: 313 489 0189

Minnesota

Comprehensive Technical Sales, Inc.
6525 City West Parkway
Eden Prairie, MN 55344
Tel: 612 941 7181
Fax: 612 941 4322

Mississippi

Electramark, Inc.
4910 Corporate Dr., Suite J
Huntsville, AL 35805
Tel: 205 830 4400
Fax: 205 830 4406

Missouri

Spectrum Sales
100 St. Francois Street, Suite 114
Florissant, MO 63031
Tel: 314 921 1313
Fax: 314 921 0701

Spectrum Sales
5382 W. 95th Street
Prairie Village, KS 66207
Tel: 913 648 6811
Fax: 913 648 6823

Nebraska

Spectrum Sales
5382 W. 95th Street
Prairie Village, KS 66207
Tel: 913 648 6811
Fax: 913 648 6823

Nevada

Western High Tech Marketing, Inc.
(Clark County Only)
9414 E San Salvador, Suite 206
Scottsdale, AZ 85258
Tel: 602 860 2702
Fax: 602 860 2712

New Hampshire

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820 3334
Fax: 508 820 4326

Factory Representatives

New Jersey

Parallax
734 Walt Whitman Rd.
Melville, NY 11747
Tel: 516 351 1000
Fax: 516 351 1606

S-J Mid-Atlantic, Inc.
131-D Gaither Drive
Mt. Laurel, NJ 08054
Tel: 609 866 1234
Fax: 609 866 8627

New Mexico

Western High Tech Marketing, Inc.
9414 E San Salvador, Suite 206
Scottsdale, AZ 85258
Tel: 505 884 2256
Fax: 505 884 2258

New York

Apex Associates, Inc.
1210 Jefferson Rd.
Rochester, NY 14623
Tel: 716 272 7040
Fax: 716 272 7756

Parallax
734 Walt Whitman Road
Melville, NY 11747
Tel: 516 351 1000
Fax: 516 351 1606

North Carolina

Zucker Associates
4070 Barrett Drive
Raleigh, NC 27609
Tel: 919 782 8433
Fax: 919 782 8476

North Dakota

Comp. Technical Sales, Inc.
6525 City West Parkway
Eden Prairie, MN 55344
Tel: 612 941 7181
Fax: 612 941 4322

Ohio

TMC Electronics
7838 Laurel Avenue
Cincinnati, OH 45243
Tel: 513 271 3860
Fax: 513 271 6321

TMC Electronics
7017 Pearl Rd.
Middleburg Heights, OH 44130
Tel: 216 885 5544
Fax: 216 885 5011

Oklahoma

Comptech Sales, Inc.
18700 Woodbriar Lane
Catoosa, OK 74015
Tel: 918 622 7744
Fax: 918 660 0340

Oregon

Micro Sales
1865 NW 169th Place, Suite 210
Beaverton, OR 97006
Tel: 503 645 2841
Fax: 503 645 3754

Pennsylvania

S-J Mid-Atlantic, Inc.
131-D Gaither Drive
Mt. Laurel, NJ 08054
Tel: 609 866 1234
Fax: 609 866 8627

TMC Electronics
(Western Pennsylvania)
7838 Laurel Avenue
Cincinnati, OH 45243
Tel: 513 271 3860
Fax: 513 271 6321

Rhode Island

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820 3334
Fax: 508 820 4326

South Carolina

Zucker Associates
4070 Barrett Drive
Raleigh, NC 27609
Tel: 919 782 8433
Fax: 919 782 8476

South Dakota

Comp. Technical Sales, Inc.
6525 City West Parkway
Eden Prairie, MN 55344
Tel: 612 941 7181
Fax: 612 941 4322

Tennessee

Electramark, Inc.
(Western Tennessee)
4910 Corporate Dr., Suite J
Huntsville, AL 35805
Tel: 205 830 4400
Fax: 205 830 4406

Zucker Associates
(Eastern Tennessee)
4070 Barrett Drive
Raleigh, NC 27609
Tel: 919 782 8433
Fax: 919 782 8476

Texas

CompTech Sales, Inc.
11130 Jollyville Rd., Suite 200
Austin, TX 78759
Tel: 512 343 0300
Fax: 512 345 2530

CompTech Sales, Inc.
1721 Villa Santos
El Paso, TX 79935
Tel: 915 590-4590
Fax: 915 590-4577

CompTech Sales, Inc.
15415 Katy Fwy., Suite 209
Houston, TX 77094
Tel: 713 492 0005
Fax: 713 492 6116

CompTech Sales, Inc.
2401 Gateway Dr., Suite 114
Irving, TX 75063
Tel: 214 751 1181
Fax: 214 550 8113

CompTech Sales, Inc.
85 NE Loop 410, Suite 202
San Antonio, TX 78216
Tel: 210 525 9913
Fax: 210 979 0311

CompTech Sales, Inc.
505 E. Jackson, Suite 300
Harlingen, TX 78550
Tel: 512 421 4501
Fax: 512 421 3265

Utah

Western Region Marketing, Inc.
3539 S Main - Suite 210
Salt Lake City, UT 84115
Tel: 801 268 9768
Fax: 801 268 9796

Factory Representatives

Vermont

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820 3334
Fax: 508 820 4326

Washington

Micro Sales
2122-112th Avenue, NE
Bellevue, WA 98004-1493
Tel: 206 451 0568
Fax: 206 453 0092

West Virginia

TMC Electronics
7838 Laurel Avenue
Cincinnati, OH 45243
Tel: 513 271 3860
Fax: 513 271 6321

Wisconsin

Janus, Inc.
375 Williamstowne
Delafield, WI 53018
Tel: 414 646 5420
Fax: 414 646 5421

Wyoming

Western Region Marketing, Inc.
9176 Marshall Place
Westminster, CO 80030
Tel: 303 428 8088
Fax: 303 426 8585

Distributors

Distributors

AFRICA

South Africa

Pace Electronic Components Pty
Cnr. Van Aicht & Gewel Streets
P.O. Box 701
Isando 1600, Transvaal
Tel: 11 974 1211
Fax: 11 974 1271

ASIA

Hong Kong

Maxisum Limited
Unit 2520-2525 Tower 1
Metroplaza, Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852 4180909
Fax: 852 4181600

Japan

Dainichi Contronics Inc.
Dainichi Bldg. 1-7 Karaku
1-Chome, Bunkyo-Ku
Tokyo 112, Japan
Tel: 3 3818 8081
Fax: 3 3818 8088

Marubeni Hytech Co., Ltd.
Marubeni Hytech Building
4-20-22, Koishikawa
Bunkyo-Ku
Tokyo 112, Japan
Tel: 3 817 4921
Fax: 3 817 4880

Nippon Precision Device Corp.
Nichibei Time 24 Bldg.
35 Tansu-Cho, Shinjuku-Ku
Tokyo 162, Japan
Tel: 3 3260 1411
Fax: 3 3260 7100

Korea

ProChips Inc.
779-12, Daelim 3-Dong
Youngdeungpo-Ku
Seoul, Korea
Tel: 02 849 8567
Fax: 02 849 8659

Taiwan, R.O.C.

Pinnacle Technologies Co. Ltd.
3F, 5 Lane 768, Sec. 4
Pa-Teh Road
Taipei, Taiwan
Tel: 02 788 4800
Fax: 02 788 5969

Solomon Technology Corp.
5th Floor, No. 293, Sec. 5
Chung Hsiao E. Rd.
Taipei, Taiwan
Tel: 886 2 760 5858
Fax: 886 2 756 9959

AUSTRALIA

NSD Australia
205 Middleborough Road
Box Hill, Victoria 3128
Tel: 61 03 890 0970
Fax: 61 03 899 5191

CANADA

Alberta

Future Electronics
3833 - 29th Street N.E.
Calgary, Alberta, T1Y 6B5
Tel: 403 250 5550
Fax: 403 291 7054

ITT Multicomponents
3015 - 5th Ave.
Suite 210
Calgary, Alberta, T2A 6T8
Tel: 403 273 2780
Fax: 403 273 7458

Semad Electronics
6120 3rd St. S.E.
Calgary, Alberta, T2H 1K4
Tel: 403 252 5664
Fax: 403 255 0966

Future Electronics
4606 - 97th Street
Edmonton, Alberta, T6E 5N9
Tel: 403 438 2858
Fax: 403 434 0812

British Columbia

Future Electronics
1695 Boundary Road
Vancouver, B.C., V5K 4X7
Tel: 604 294 1166
Fax: 604 294 1206

ITT Multicomponents
8525 Baxter Place, Unit 101
Production Court
Burnaby, B.C., V5A 4V7
Tel: 604 421 6222
Fax: 604 421 0582

Semad Electronics
8563 Government St.
Burnaby, B.C., V3N 4S9
Tel: 604 420 9889
Fax: 604 420 0124

Manitoba

Future Electronics
106 King Edward
Winnipeg, Manitoba, R3H ON8
Tel: 204 786 7711
Fax: 204 783 8133

ITT Multicomponents
1313 Border Street
Unit 35

Winnipeg, Manitoba, R3H OX4
Tel: 204 697 2300
Fax: 204 697 2293

Ontario

Future Electronics
1050 Baxter Road
Ottawa, Ontario, K2C 3P2
Tel: 613 820 8313
Fax: 613 820 3271

ITT Multicomponents
39 Robertson Road
Suite 506, Bell Mews
Nepean, Ontario, K2H 8R2
Tel: 613 596 6980
Fax: 613 596 6987

Semad Electronics
1825 Woodward Drive
Ottawa, Ontario, K2C OR3
Tel: 613 727 8325
Fax: 613 727 9489

Future Electronics
5935 Airport Road, Suite 200
Mississauga, Ontario, L4V 1W5
Tel: 416 612 9200
Fax: 416 612 9185

ITT Multicomponents
300 N. Rivermede Road
Concord, Ontario, L4K 2Z4
Tel: 416 798 4884
Fax: 416 798 4889

Semad Electronics
85 Spy Court
Markham, Ontario, L3R 4Z4
Tel: 416 475 3922
Fax: 416 475 4158

Distributors

Quebec

ITT
5713 Shemin Street Francois
Ville St. Laurent
Quebec H4S 1W9
Tel: 514 335 7697
Fax: 514 335 9330

Semad Electronics
243 Place Frontenac
Pointe Claire, Quebec, H9R 4Z7
Tel: 514 694 0860
Fax: 514 694 0965

Future Electronics
1000 Ave. St. Jean Baptiste
Suite 100
Quebec City, Quebec, G2E 5G5
Tel: 418 877 6666
Fax: 418 877 6671

Future Electronics
237 Hymas Blvd.
Point Claire P.Q. H9R 5C7
Tel: 514 694 7710
Fax: 514 695 3707

EUROPE

Austria

Bacher Electronics GmbH
Rotermuehlgasse 26
A-1120 Wien
Tel: 43 222 8135646
Fax: 43 222 834276

Elbatex Gruppe
Eitnergasse 6
A1233 Wien
Tel: 43 1 81602 0
Fax: 43 1 863211 201

Belgium

Sonetech N.V.
De Limburg Stirumlaan 243
Bus 3
B-1780 Wommel
Tel: 32 2 460 0707
Fax: 32 2 460 1200

Denmark

Exatec A/S
Mileparken 20E
2740 Skovlund
Tel: 45 44 92 7000
Fax: 45 44 92 6020

England

Farnell Electronics
Marketing & Purchasing Centre
Armley Road
Leeds, LS12 2QQ
Tel: 44 532 792715
Fax: 44 532 63340

Farnell Electronics
Canal Road
Leeds, LS12 2TU
Tel: 44 532 636311
Fax: 44 532 633411

Future Electronics Ltd.
Future House Poyle Road
Colnbrook, Berks, SL3 0EZ
Tel: 44 753 687000
Fax: 44 753 689100

H.B. Electronics Ltd.
Lever Street
Bolton, Lancashire, BL3 6BJ
Tel: 44 204 2 5544
Fax: 44 204 384911

Hawke Components Ltd.
26 Campbell Court
Bramley
NR Basingstoke, Hants, RG26 5EG
Tel: 44 256 880800
Fax: 44 256 880325

ITT Multicomponents
346 Edinburgh Ave.
Slough, Berks, SL1 4TU
Tel: 44 753 824131
Fax: 44 753 824160

Polar Electronics PLC
Cherrycourt Way
Leighton Buzzard
Bedfordshire LU7 8YY
Tel: 44 525 377093
Fax: 44 525 378367

France

ITT MULTicomposants
16 Avenue des Andes
ZA de Courtaboeuf - BP 16
91941 LES ULIS Cedex A
Tel: 33 1 64 460200
Fax: 33 1 64 463898

Mecodis
Parc d'Activites
3 Allee des Erables
94042 CRETEIL Cedex
Tel: 33 1 43 994400
Fax: 33 1 43 999828

Germany

Avnet E2000 GmbH
Postfach 820127
D-81801 Muenchen 82
Tel: 089 45110 01
Fax: 089 45110 210

Metronik GmbH
Postfach 1328
D82003 Unterhaching
Tel: 89 611080
Fax: 89 6112246

Semitron W. Roeck & Co.
Im Gut 1
D79790 Kuessaberg
Tel: 49 7742 80010
Fax: 49 7742 6901

Greece

P. Caritato & Associates S.A.
Iliia Iliou 31
Athens 11743
Tel: 30 1 9020115
Fax: 30 1 9017024

Israel

Elina Electronics Ltd.
14 Raoul Wallenberg St.
P.O. Box 13190
Tel Aviv 61131
Tel: 972 3 498543
Fax: 972 3 498745

Italy

Eurelettronica Srl
Viale E. Fermi 8
20090 Assago Milano
Tel: 39 2 457 841
Fax: 39 2 488 0275

Intesi
Viale Milanofiori E/5
20090 Assago Milano,
Tel: 39 2 8247 0215
Fax: 39 2 8247 0278

Kevin
Via del Gradenigo, 3
20148 Milano
Tel: 39 2 4870 6300
Fax: 39 2 4870 6500

Netherlands

Semicon B.V.
Gulberg 33
P.O. Box 258
NL-5670 AG Nuenen
Tel: 31 40 837075
Fax: 31 40 832300

Norway

Morgenstjerne & Co. A/S
Konghellengaten 3/5
P.O. Box 15 Bogenrud
N-0621 Oslo 6
Tel: 47 228 9490
Fax: 47 228 9494

Spain

Sagitron
Corazon de Maria 80/82
28002 Madrid
Tel: 34 1416 9261
Fax: 34 1415 8652

Sweden

MEMEC Scandinavia AB
Kvarnholmsvagen 52
131 31 Nacka
Tel: 46 8 6434190
Fax: 46 8 6431195

Switzerland

Elbatex Gruppe AG
Hardstr. 72
CH-5430 Wettingen
Tel: 41 1 56 275111
Fax: 41 1 56 275454

Turkey

Inter Muehendislik Danismanlik
Ve Ticaret A.S.1
Hasircibasi Caddesi No. 55
81310 Kadikoy
Istanbul
Tel: 90 1 349 94 00
Fax: 90 1 349 94 30

SOUTH AFRICA

Isando

Pace Electronic Components Ltd.
Cnr. Vanacht & Gewel Streets
P.O. Box 701
Isando 1600, Transvaal
Tel: 27 11 974 1211/6
Fax: 27 11 974 1271

SOUTH AMERICA

Brazil

Aplicacoes Electronicas Artimar
Rue Marques de Itu, 70-1- AND.
Caixa Postal 5881*9498
Cep 01223
Sao Paulo, Brazil
Tel: 55112310277
Fax: 55112550511

USA

Alabama

Future Electronics
4835 University Square, Suite 16
Huntsville, AL 35816
Tel: 205 830 2322
Fax: 205 830 6664

Hall-Mark Electronics
4890 University Square
Suite 1
Huntsville, AL 35816
Tel: 205 837 8700
Fax: 205 830 2565

Pioneer Technologies
4835 University Square #5
Huntsville, AL 35816
Tel: 205 837 9300
Fax: 205 837 9358

Repron Electronics
4835 University Square
Suite 12
Huntsville, AL 35816
Tel: 205 722 9500
Fax: 205 722 9565

Arizona

Bell Industries
140 S. Linden Lane #102
Tempe, AZ 85281
Tel: 602 966 7800
Fax: 602 967 6584

Future Electronics
4636 E. University Dr.
Suite 245
Phoenix, AZ 85034
Tel: 602 968 7140
Fax: 602 968 0334

Hall-Mark Electronics
4637 South 36th Place
Phoenix, AZ 85040
Tel: 602 437 1200
Fax: 602 437 2348

California

Bell Industries
1161 N. Fair Oaks Ave.
Sunnyvale, CA 94089
Tel: 408 734 8570
Fax: 408 734 8875

Future Electronics
2220 O'Toole Avenue
San Jose, CA 95131
Tel: 408 434 1122
Fax: 408 433 0822

Hall-Mark Electronics
2105 Lundy Avenue
San Jose, CA 95131
Tel: 408 432 4000
Fax: 408 432 4044

Pioneer Technical Products
134 Rio Robles
San Jose, CA 95134
Tel: 408 954 9100
Fax: 408 954 9113

Bell Industries
4311 Anthony Court, Suite 100
Sacramento, CA 95677
Tel: 916 652 0414
Fax: 916 652 0403

Hall-Mark Electronics
580 Menlo Drive
Suite 2
Rocklin, CA 95677
Tel: 916 624 9781
Fax: 916 961 0922

Bell Industries
30101 Agoura Court, Suite 118
Agoura Hills, CA 91301
Tel: 818 879 9494
Fax: 818 991 7695

Hall-Mark Electronics
9420 Topanago Canyon Blvd.
Chatsworth, CA 91331
Tel: 818 773 4500
Fax: 818 773 4555

Future Electronics
9301 Oakdale Ave.
Suite 210
Chatsworth, CA 91311
Tel: 818 772 6240
Fax: 818 772 6247

Pioneer Standard
5126 Clareton Drive
Agoura Hills, CA 91301
Tel: 818 865 5800
Fax: 818 865 5814

Distributors

California (cont.)

Bell Industries
11095 Knott Ave., Suite E
Cypress, CA 90630
Tel: 714 895 7801
Fax: 714 891 4570

Future Electronics
1692 Browning Ave.
Irvine, CA 92714
Tel: 714 250 4141
Fax: 714 250 4185

Hall-Mark Electronics
1 Mauchly
Irvine, CA 92718
Tel: 714 727 6000
Fax: 714 727 6066

Pioneer Standard
217 Technology Drive #110
Irvine, CA 92718
Tel: 800 535 1430
Fax: 714 753 5074

Aegis Electronic Group, Inc.
1015 Chestnut Ave.
Suite G2
Carlsbad, CA 92008
Tel: 619 729 2026
Fax: 619 729 9295

Bell Industries
7827 Convoy Court, Suite 403
San Diego, CA 92111
Tel: 619 268 1277
Fax: 619 268 3733

Future Electronics
5151 Shoreham Place
Suite 220
San Diego, CA 92122
Tel: 619 625 2800
Fax: 619 625 2810

Hall-Mark Electronics
3878-B Ruffin Road
San Diego, CA 92123
Tel: 619 268 1201
Fax: 619 268 0209

Colorado

Bell Industries
1873 S. Bellaire St.
Denver, CO 80222
Tel: 303 691 9010
Fax: 303 691 9036

Future Electronics
12600 W. Colfax Avenue
Suite B110
Lakewood, CO 80215
Tel: 303 232 2008
Fax: 303 232 2009

Hall-Mark Electronics
12503 E. Euclid Drive
Suite 20
Englewood, CO 80111
Tel: 303 790 1662
Fax: 303 790 4991

Connecticut

Future Electronics
24 Stony Hill Road
Bethel, CT 06801
Tel: 203 743 9594
Fax: 203 798 9745

Hall-Mark Electronics
125 Commerce Court
Unit 6
Cheshire, CN 06410
Tel: 203 271 2844
Fax: 203 272 1704

Phase 1 Technology Corporation
36A Padanarm Road
Danbury, CT 06811
Tel: 203 791 9042
Fax: 201 790 6128

Pioneer Standard
Two Trap Falls #101
Shelton, CT 06484
Tel: 203 929 5600
Fax: 203 929 9791

Florida

Bell Industries
650 S. Northlake Blvd, Suite 400
Altamonte Springs, FL 32701
Tel: 407 339 0078
Fax: 407 339 0139

Future Electronics
650 S. Northlake Blvd.
Suite 520
Altamonte Springs, FL 32701
Tel: 407 767 8414
Fax: 407 834 9318

Hall-Mark Electronics
489 East Semoran Boulevard
Suite 145
Casselberry, FL 32707
Tel: 407 830 5855
Fax: 407 767 5002

Pioneer Technologies
337 South-North Lake #1000
Altamonte Springs, FL 32701
Tel: 407 834 9090
Fax: 407 834 0865

Future Electronics
2200 Tall Pines Drive
Suite 108
Largo, FL 34641
Tel: 813 530 1222
Fax: 813 538 9598

Hall-Mark Electronics
10491 - 72nd St. North
Largo, FL 34647
Tel: 813 541 7440
Fax: 813 544 4394

Reptron Electronics
14401 McCormick Drive
Tampa, FL 33626
Tel: 813 854 2351
Fax: 813 855 0942

Hall-Mark Electronics
3161 S.W. 15th Street
Pompano Beach, FL 33069
Tel: 305 971 9280
Fax: 305 971 9339

Pioneer Standard
674 S. Military Trail
Deerfield Beach, FL 33442
Tel: 305 428 8877
Fax: 305 481 2950

Reptron Electronics
3320 N.W. 53rd Street
Suite 206
Ft. Lauderdale, FL 33309
Tel: 305 735 1112
Fax: 305 735 1121

Georgia

Hall-Mark Electronics
3425 Corporate Way
Suite A
Duluth, GA 30136
Tel: 404 623 4400
Fax: 404 476 8806

Pioneer Technologies
4250 C Rivergreen Parkway
Duluth, GA 30136
Tel: 404 623 1003
Fax: 404 623 0665

Georgia

Future Electronics
4960 Peachtree Industrial Blvd.
Suite 230
Norcross, GA 30071
Tel: 404 441 7676
Fax: 404 441 7580

Reptron Electronics
3040 Business Park Drive
Suite H
Norcross, GA 30071
Tel: 404 446 1300
Fax: 404 446 2991

Illinois

Bell Industries
870 Cambridge Drive
Elk Grove Village, IL 60007
Tel: 708 640 1910
Fax: 708 640 0474

Future Electronics
3150 W. Higgins Rd.
Hoffman Estates, IL 60195
Tel: 708 882 1255
Fax: 708 490 9290

Hall-Mark Electronics
210 Mittel Drive
Wood Dale, IL 60191
Tel: 708 860 3800
Fax: 708 860 0239

Pioneer Standard
2171 Executive Drive #200
Addison, IL 60101
Tel: 708 495 9680
Fax: 708 495 9831

Indiana

Bell Industries
3433 E. Washington Blvd.
Fort Wayne, IN 46803
Tel: 219 422 4300
Fax: 219 423 3420

Bell Industries
5230 W. 79th St.
Indianapolis, IN 46268
Tel: 317 875 8200
Fax: 317 875 8219

Hall-Mark Electronics
4275 West 96th Street
Indianapolis, IN 46268
Tel: 317 872 8875
Fax: 317 876 7165

Pioneer Standard
9350 N. Priority Way W. Dr.
Indianapolis, IN 46240
Tel: 317 573 0880
Fax: 317 573 0979

Kansas

Hall-Mark Electronics
10809 Lakeview Drive
Lenexa, KS 66219
Tel: 913 888 4747
Fax: 913 888 0523

Maryland

Bell Industries
8945 Guilford Rd., Suite 130
Columbia, MD 21046
Tel: 410 290 5100
Fax: 410 290 8006

Future Electronics
6716 Alexander Bell Drive
Suite 101
Columbia, MD 21046
Tel: 410 290-0600
Fax: 410 290 0328

Hall-Mark Electronics
10240 Old Columbia Road
Columbia, MD 21046
Tel: 301 988 9800
Fax: 301 381 2036

Pioneer Technologies
9100 Gaither Road
Gaithersburg, ND 20877
Tel: 301 921 0660
Fax: 301 921 4255

Vantage Components, Inc.
6925 R. Oakland Mills Road
Columbia, MD 21045
Tel: 301 720 5100
Fax: 301 381 2172

Massachusetts

Bell Industries
100 Burt Road Suite 106
Andover, MA 01810
Tel: 508 474 8880
Fax: 508 474 8902

Future Electronics
41 Main Street
Bolton, MA 01740
Tel: 508 779 3000
Fax: 508 779 5143

Hall-Mark Electronics
Pinehurst Park
6 Cook Street
Billerica, MA 01821
Tel: 508 667 0902
Fax: 508 667 4129

Pioneer Standard
44 Hartwell Ave.
Lexington, MA 02173
Tel: 617 861 9200
Fax: 617 863 1547

Michigan

Future Electronics
35200 Schoolcraft Road
Suite 106
Livonia, MI 48150
Tel: 313 261 5270
Fax: 313 261 8125

Hall-Mark Electronics
38027 Schoolcraft Road
Livonia, MI 48150
Tel: 313 462 1205
Fax: 313 462 1830

Pioneer Standard
13485 Stamford
Livonia, MI 48150
Tel: 313 525 1800
Fax: 313 427 3720

Minnesota

Digi-Key Corporation
701 Brooks Ave. So.
P.O. Box 677
Thief River Falls, MN 55344
Tel: 218 681 6674
Fax: 218 681 3380

Future Electronics
10025 Valley View Road, Suite 196
Eden Prairie, MN 55344
Tel: 612 994 2200
Fax: 612 994 2520

Hall-Mark Electronics
9401 James Avenue South
Suite 140
Bloomington, MN 55431
Tel: 612 881 2600
Fax: 612 881 9461

Pioneer Standard
7625 Golden Triangle
Eden Prairie, MN 55344
Tel: 612 944 3355
Fax: 612 944 3794

Distributors

Missouri

Future Electronics
12125 Woodcrest Executive Dr.
Suite 220
St. Louis, MO 63141
Tel: 314 469 6805
Fax: 314 469 7226

Hall-Mark Electronics
3783 Rider Trail South
Earth City, MO 63045
Tel: 314 291 5350
Fax: 314 291 0362

New Jersey

Bell Industries
271 Route 46 West
Suites F202-203
Fairfield, NJ 07004
Tel: 201 227 6060
Fax: 201 227 2626

Future Electronics
1259 Route 46 East
Parsippany, NJ 07054
Tel: 201 299 0400
Fax: 201 299 1377

Hall-Mark Electronics
200 Lanidex Center
Second Floor
Parsippany, NJ 07054
Tel: 201 515 3000
Fax: 201 515 4475

Phase 1 Technology Corporation
295 Molnar Drive
Elmwood Park, NJ 07407
Tel: 201 791 2990
Fax: 201 791 2552

Pioneer Standard
14A Madison Road
Fairfield, NJ 07006
Tel: 201 575 3510
Fax: 201 575 3454

Vantage Components, Inc.
23 Sebago Street
Clifton, NJ 07013
Tel: 201 777 4100
Fax: 201 777 6194

Future Electronics
12 East Stow Road
Suite 200
Marlton, NJ 08053
Tel: 609 596 4080
Fax: 609 596 4266

Hall-Mark Electronics
225 Executive Drive, Ste. 5
Morristown, NJ 08057
Tel: 609 235 1900
Fax: 609 235 3381

New Mexico

Bell Industries
11728 Linn N.E.
Albuquerque, NM 87123
Tel: 505 292 2700
Fax: 505 275 2819

New York

Future Electronics
7453 Morgan Road
Liverpool, NY 13090
Tel: 315 451 2371
Fax: 315 451 7258

Future Electronics
333 Metro Park
Rochester, NY 14623
Tel: 716 272 1120
Fax: 716 272 7182

Hall-Mark Electronics
6605 Pittsford-Palmyra Road
Suite E8
Fairport, NY 14450
Tel: 716 425 3300
Fax: 716 425 7195

Future Electronics
200 Salina Meadows Parkway
Suite 130
Syracuse, NY 13090
Tel: 315 451 2371
Fax: 315 451 7258

Pioneer Standard
840 Fairport Park
Fairport, NY 14450
Tel: 716 381 7070
Fax: 716 381 5955

Pioneer Standard
68 Corporate Drive
Binghamton, NY 13904
Tel: 607 722 9300
Fax: 607 722 9562

Phase 1 Technology Corporation
46 Jeffryne Blvd.
Deer Park, NY 11729
Tel: 516 254 2600
Fax: 516 254 2693

Hall-Mark Electronics
3075 Veterans Memorial Hwy.
Ronkonkoma, NY 11779
Tel: 516 737 0600
Fax: 516 737 0838

Future Electronics
801 Motor Parkway
Hauppauge, NY 11788
Tel: 516 234 4000
Fax: 516 234 6183

Pioneer Standard
60 Crossways Park West
Woodbury, NY 11797
Tel: 516 921 8700
Fax: 516 921 2143

Seymour Electronics
357 Crossways Park Drive
Woodbury, NY 11797
Tel: 516 496 2042
Fax: 516 496 0857

Vantage Components, Inc.
1056 West Jericho Turnpike
Smithtown, NY 11787
Tel: 516 543 2000
Fax: 516 543 2030

North Carolina

Future Electronics
5225 Capital Blvd.
1 North Commerce Center
Raleigh, NC 27604
Tel: 919 790 7111
Fax: 919 790 9022

Hall-Mark Electronics
5234 Green's Dairy Road
Raleigh, NC 27604
Tel: 919 872 0712
Fax: 919 878 8729

Pioneer Technologies
2200 Gateway Centre Blvd.
Suite 215
Morrisville, NC 27560
Tel: 919 460 1530
Fax: 919 460 1540

Ohio

Future Electronics
6001-F Landerhaven Dr.
Mayfield Heights, OH 44124
Tel: 216 449 6996
Fax: 216 449 8987

Ohio (cont.)

Hall-Mark Electronics
5821 Harper Road
Solon, OH 44139
Tel: 216 349 4632
Fax: 216 248 4803

Pioneer Standard
4800 East 131st St.
Cleveland, OH 44105
Tel: 216 587 3600
Fax: 216 587 3906

Bell Industries
444 Windsor Park Drive
Dayton, OH 45459
Tel: 513 435 8660
Fax: 513 435 6765

Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
Tel: 513 236 9900
Fax: 513 236 8133

Hall-Mark Electronics
777 Dearborn Park Lane
Suite L
Worthington, OH 43085
Tel: 614 888 3313
Fax: 614 888 0767

Pioneer Standard
6421 East Main #201
Reynoldsburg, OH 43068
Tel: 614 221 0043
Fax: 614 759 1955

Oklahoma

Hall-Mark Electronics
5411 S. 125th East Ave.
Tulsa, OK 74146
Tel: 918 254 6110
Fax: 918 254 6207

Pioneer Standard
9717 E. 42nd St.
Tulsa, OK 74146
Tel: 918 664 7840
Fax: 918 665 1891

Oregon

Bell Industries
9275 S.W. Nimbus
Beaverton, OR 97005
Tel: 503 644 1500
Fax: 503 520 1948

Future Electronics
15236 N.W. Greenbrier Pkwy.
Beaverton, OR 97006
Tel: 503 645 9454
Fax: 503 645 1559

Pennsylvania

Bell Industries
2550 Metropolitan Drive
Trevose, PA 19053
Tel: 215 953 2800
Fax: 215 364 4928

Pioneer Technologies
500 Enterprise Road
Keith Valley Business Center
Horsham, PA 21567
Tel: 215 674 4000
Fax: 215 674 3107

Pioneer Standard
259 Kappa Drive
Pittsburgh, PA 15238
Tel: 412 782 2300
Fax: 412 963 8255

Texas

Bell Industries
1701 Greenville Ave., Suite 306
Richardson, TX 75081
Tel: 214 690 0468
Fax: 214 690 0467

Future Electronics
1850 N. Greenville Ave.
Suite 146
Richardson, TX 75081
Tel: 214 437 2437
Fax: 214 669 2347

Hall-Mark Electronics
11420 Pagemill Road
Dallas, TX 75243
Tel: 214 553 4300
Fax: 214 553 4395

Pioneer Standard
13765 Beta Road
Dallas, TX 75244
Tel: 214 386 7300
Fax: 214 490 6419

Hall-Mark Electronics
1221 Technology Blvd.
Austin, TX 78727
Tel: 512 258 8848
Fax: 512 258 3777

Pioneer Standard
1826-D Kramer Lane
Austin, TX 78758
Tel: 512 835 4000
Fax: 512 835 9829

Pioneer Standard
8200 Interstate 10 W. #705
San Antonio, TX 78230
Tel: 512 377 3440
Fax: 512 377 3626

Future Electronics
11271 Richmond Ave., Suite 106
Houston, TX 77082
Tel: 713 556 8696
Fax: 713 589 7069

Hall-Mark Electronics
8000 Westglen
Houston, TX 77063
Tel: 713 781 6100
Fax: 713 953 8420

Pioneer Standard
10530 Rockley Road
Houston, TX 77099
Tel: 713 495 4700
Fax: 713 495 5642

Utah

Bell Industries
6912 S. 185 West, Suite B
Midvale, UT 84047
Tel: 801 561 9691
Fax: 801 255 2477

Future Electronics
2250 S. Redwood Road
Salt Lake City, UT 84119
Tel: 801 972 8489
Fax: 801 972 3602

Washington

Bell Industries
8553,- 154th Ave. N.E.
Redmond, WA 98052
Tel: 206 867 5410
Fax: 206 867 5159

Future Electronics
19102 N. Creek Parkway South
Suite 118
Bothell, WA 98011
Tel: 206 489 3400
Fax: 206 489 3411

Distributors

Washington (cont.)

Hall-Mark Electronics
250 N.W. 39th
Suite 4
Seattle, WA 98107
Tel: 206 547 0415
Fax: 206 632 4814

Wisconsin

Bell Industries
W. 226 N. 900 Eastmound Dr.
Waukesha, WI 53186
Tel: 414 547 8879
Fax: 414 547 6547

Future Electronics
20875 Crossroads Circle
Suite 200
Waukesha, WI 53186
Tel: 414 786 1884
Fax: 414 786 0744

Hall-Mark Electronics
2440 S. 179th St.
New Berlin, WI 53146
Tel: 414 797 7844
Fax: 414 797 9259

Pioneer Standard
120 Bishops Way #163
Brookfield, WI 53005
Tel: 414 784 3480
Fax: 414 784 8207

Factory Sales

JAPAN

Microchip Technology Int'l Inc.
Shinyokohama Gotoh Bldg.
8F, 3-22-4
Shinyokohama, Kohoku-Ku,
Yokohama-Shi
Kanagawa 222 Japan
Tel: 81 45 471 6166
Fax: 81 45 471 6122

HONG KONG

Microchip Technology Inc.
Unit No. 2520-2525
Tower 1, Metroplaza
Hing Fong Road, Kwai Fong
N.T., Hong Kong
Tel: 852 410 2716
Fax: 852 418 1600

EUROPE

United Kingdom

European Headquarters

Arizona Microchip Technology Ltd.
Unit 3, The Courtyard
Meadow Bank, Furlong Road
Bourne End, Bucks SL8 5AJ
Tel: 0628 851077
Fax: 0628 850178

Germany

Arizona Microchip Technology GmbH
Alte Landstrasse 12-14
D-8012 Ottobrunn, Germany
Tel: 089 609 6072
Fax: 089 609 1997

France

Arizona Microchip Technology SARL
2, Rue Du Buisson aux Fraises
F-91300 Massy, France
Tel: 1 69 30 90 90
Fax: 1 69 30 90 79

UNITED STATES

Corporate Office

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 602-786-7200
Fax: 602-899-9210

North-East Region

Microchip Technology Inc.
Five The Mountain Road
Suite 120
Framingham, MA 01701
Tel: 508 820-3334
Fax: 508 820-4326

Mid-Atlantic Region

Microchip Technology Inc.
150 Motor Parkway
Suite 416
Hauppauge, NY 11788
Tel: 516-273-5305
Fax: 516-273-5335

South-East Region

Microchip Technology Inc.
1521 Johnson Fry Rd NE
Suite 170
Marietta, GA 30062
Tel: 404 509-8800
Fax: 404 509-8600

North-Central Region

Microchip Technology Inc.
665 Tollgate Road, Unit C
Elgin, IL 60123-9312
Tel: 708 741-0171
Fax: 708 741-0638

South-Central Region

Microchip Technology Inc.
17480 N Dallas Parkway, Suite 114
Dallas, TX 75287
Tel: 214 733-0391
Fax: 214 250-4631

North-West Region

Microchip Technology Inc.
2107 N First Street, Suite 410
San Jose, CA 95131
Tel: 408 436-7950
Fax: 408 436-7955

South-West Region

Microchip Technology Inc.
18201 Von Karman, Suite 455
Irvine, CA 92715
Tel: 714 263-1888
Fax: 714 263-1338

